DatasheetsPDF.com

L10C11 Dataheets PDF



Part Number L10C11
Manufacturers LOGIC Devices Incorporated
Logo LOGIC Devices Incorporated
Description 4/8-bit Variable Length Shift Register
Datasheet L10C11 DatasheetL10C11 Datasheet (PDF)

L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register DESCRIPTION The L10C11 is a high-speed, low power CMOS variable length shift register. The L10C11 consists of two 4-bit wide, adjustable length shift registers. These registers share control signals and a common clock. Both shift registers can be programmed together to any length from 3 to 18 stages inclusive, or one register can be fixed at 18 stages of delay.

  L10C11   L10C11



Document
L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register DESCRIPTION The L10C11 is a high-speed, low power CMOS variable length shift register. The L10C11 consists of two 4-bit wide, adjustable length shift registers. These registers share control signals and a common clock. Both shift registers can be programmed together to any length from 3 to 18 stages inclusive, or one register can be fixed at 18 stages of delay while the other is variable. The configuration implemented is determined by the Length Code (L 3-0) and the MODE control line as shown in Table 1. Each input is applied to a chain of registers which are clocked on the rising edge of the common CLK input. These registers are numbered R1 through R17 and R1’ through R17’, corresponding to the D 3-0 and D 7-4 data fields respectively. A multiplexer serves to route the contents of any of registers R2 through R17 to the output register, denoted R18. A similar multiplexer operates on the contents of R2’ through R17’ to load R18’. Note that the minimum-length path from data inputs to outputs is R1 to R2 to R18, consisting of three stages of delay. The MODE input determines whether one or both of the internal shift registers have variable length. When MODE = 0, both D 3-0 and D 7-4 are delayed by an amount which is controlled by L3-0. When MODE = 1, the D 7-4 field is delayed by 18 stages independent of L3-0. The Length Code (L3-0) controls the number of stages of delay applied to the D inputs as shown in Table 1. When the Length Code is 0, the inputs are delayed by 3 clock periods. When the Length Code is 1, the delay is 4 clock periods, and so forth. The Length Code and MODE inputs are latched on the rising edge of CLK. Both the Length Code and MODE values may be changed at any time without affecting the contents of registers R1 through R17 or R1’ through R17’. FEATURES u Variable Length 4 or 8-bit Wide Shift Register u Selectable Delay Length from 3 to 18 Stages u u u u u Low Power CMOS Technology Replaces Fairchild TMC2011 Load, Shift, and Hold Instructions Separate Data In and Data Out Pins Package Styles Available: • 24-pin Plastic DIP • 28-pin Plastic LCC, J-Lead L10C11 BLOCK DIAGRAM REGISTER R15 REGISTER R16 REGISTER R17 REGISTER R18 REGISTER R1 REGISTER R2 REGISTER R3 R17 R16 R15 MUX 4 D3-0 4 Y3-0 CLK 4 L3-0 R4 R3 R2 MODE L REGISTER REGISTER R15’ REGISTER R16’ REGISTER R17’ REGISTER R18’ REGISTER R1’ REGISTER R2’ REGISTER R3’ R17’ R16’ R15’ MUX 4 D7-4 4 Y7-4 R4’ R3’ R2’ Pipeline Registers 1 03/27/2000–LDS.11-L L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8) Storage temperature ..................................................... –65°C to +150°C Operating ambient temperature ..................................... –55°C to +125°C VCC supply voltage with respect to ground ......................



Similar Datasheet



L1087 << | L10C11 | >> L113EDT


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)