DatasheetsPDF.com

STC4130

Connor-Winfield

Synchronous Clock

Synchronous Clock for SETS Data Sheet Description The STC4130 is a ROHS compatible, integrated, single chip solution for...


Connor-Winfield

STC4130

File Download Download STC4130 Datasheet


Description
Synchronous Clock for SETS Data Sheet Description The STC4130 is a ROHS compatible, integrated, single chip solution for the synchronous clock in SDH and SONET network elements. The device is fully compliant with ITU-T G.812 Type III, G.813, and Telcordia GR1244, and GR253. The STC4130 accepts 12 reference inputs and generates 8 independent synchronized output clocks. Reference input frequencies are automatically detected, and inputs are individually monitored for quality. Active reference selection may be manual or automatic. All reference switches are hitless. Synchronized outputs may be programmed for a wide variety of SONET and SDH frequencies. Two independent clock generators provide the standardized T0 and T4 functions. Each clock generator includes a DPLL (Digital Phase-Locked Loop), which may operate in the Freerun, Synchronized, and Holdover modes. Both clock generators support master/ slave operation for redundant applications. ConnorWinfield’s proprietary SyncLinkTM Cross-couple data link provides master/slave phase information and state data to ensure seamless side switches. A standard SPI serial bus interface or parallel bus provide access to the STC4130’s comprehensive, yet simple to use internal control and status registers. The device operates with an external OCXO or TCXO as its MCLK at either 10 or 20 MHz. STC4130 Features Functional Specification For SDH SETS and SSU For SONET Stratum 3E, 3, 4E, 4 and SMC Complies with ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)