Document
January 2007 rev 0.1 Multi-Output Clock Synthesizer
Features
• Generates multiple clock outputs from an inexpensive 25MHz crystal or external reference clock • Frequency outputs: • • • • 25MHz Reference clock 33MHz 48MHz 127MHz
PCS1P2859A
Product Description
The PCS1P2859A is a Precision multi-PLL based frequency synthesizer. The six Clock outputs are generated using an inexpensive 25MHz Crystal. The outputs consist of 25 MHz reference clock, 33 MHz, two 127MHz and two 48MHz clocks. The SHUTDOWNB tristates all the clocks when enabled. The device operates from a Supply Voltage of 3.3V±5%V. The device is available in a 16-pin TSSOP JEDEC package for Industrial temperature range.
• Zero ppm frequency synthesis error for all CLK outputs • 3.3V ± 5%V Supply Voltage • Low jitter design • Packaged in 16 pin TSSOP • Industrial Temperature range • Compatible with CY22393XC-F12 • Advanced low-power CMOS process
Application
PCS1P2859A is targeted for use in high-end multimedia, communications and consumer applications.
Block Diagram
AVDD VDD SHUTDOWNB
48M_ENBLB
33MHz
CLKIN/XIN XOUT
Crystal Oscillator
PLL
2
48MHz
2
127MHz
www.DataSheet4U.com
25MHz
AGND
GND
PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.
January 2007 rev 0.1
Pin Diagram
PCS1P2859A
127MHz VDD AGND XIN XOUT REFOUT 48MHz 48MHz
1 2 3 4 5 6 7 8
16 15 14
SHUTDOWNB
48M_ENBLB
AVDD NC NC GND 33MHz 127MHz
PCS1P2859A
13 12 11 10 9
Pin Description Pin #
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Pin Name
127MHz VDD AGND XIN XOUT REFOUT 48MHz 48MHz 127MHz 33MHz GND NC NC AVDD 48M_ENBLB
Pin Type
Output Power Power Input Output Output Output Output Output Output Power 127MHz Clock Output Connect to +3.3V
Pin Description
Connect to ground Crystal connection or external reference frequency input. It can be connected to a 25MHz Fundamental mode crystal Connection to crystal. If using an external reference clock, this pin must be left unconnected 25MHz Reference Clock output 48MHz Clock Output 48MHz Clock Output 127MHz Clock Output 33MHz Clock Output Connect to ground No connection No connection
Power Input Input
www.DataSheet4U.com 16 SHUTDOWNB
Connect to +3.3V 48MHz Output Enable bit. When this pin is made LOW, the 48MHz clocks are enabled.Tri-states 48MHz clocks when this pin is HIGH. Output Enable bit. When this pin is made HIGH, all clocks are enabled. Tri-states all clocks when this pin is LOW.
Multi-Output Clock Synthesizer
Notice: The information in this document is subject to change without notice.
2 of 7
January 2007 rev 0.1
Absolute Maximum Ratings Symbol
VDD VIN TSTG Ts TJ TDV
PCS1P2859A
Parameter
Power Supply Voltage relative to Ground Input Voltage relative to Ground (Input Pins) Storage temperature Max. Soldering Temperature (10 sec) Junction Temperature Static Discharge Voltage (As per JE.