Document
NCP1597B
Buck Regulator -
Synchronous
1 MHz, 2 A
The NCP1597B is a fixed 1 MHz, high−output−current, synchronous PWM converter that integrates a low−resistance, high−side P−channel MOSFET and a low−side N−channel MOSFET. The NCP1597B utilizes internally compensated current mode control to provide good transient response, ease of implementation and excellent loop stability. It regulates input voltages from 4.0 V to 5.5 V down to an output voltage as low as 0.8 V and is able to supply up to 2 A.
The NCP1597B has features including fixed internal switching frequency (FSW), and an internal soft−start to limit inrush current. Using the EN pin, shutdown supply current is reduced to 3 mA maximum.
Other features include cycle−by−cycle current limiting, short− circuit protection, power saving mode and thermal shutdown.
Features
• Input Voltage Range: from 4.0 V to 5.5 V • Internal 140 mW High−Side Switching P−Channel MOSFET and
90 mW Low−Side N−Channel MOSFET
• Fixed 1 MHz Switching Frequency • Cycle−by−Cycle Current Limiting • Overtemperature Protection • Internal Soft−Start • Start−up with Pre−Biased Output Load • Adjustable Output Voltage Down to 0.8 V • Power Saving Mode During Light Load • These are Pb−Free Devices
Applications
• DSP Power • Hard Disk Drivers • Computer Peripherals • Home Audio • Set−Top Boxes • Networking Equipment • LCD TV • Wireless and DSL/Cable Modem • USB Power Devices
http://onsemi.com
DFN10 CASE 485C
MARKING DIAGRAM
1597B ALYWG
G
1597B = Specific Device Code A = Assembly Location L = Wafer Lot Y = Year W = Work Week G = Pb−Free Package
(Note: Microdot may be in either location)
PIN CONNECTIONS
EN 1 VCC 2 VCCP 3 AGND 4
FB 5
10 PGND 9 PGND 8 LX 7 LX
6 NC
(Top View)
ORDERING INFORMATION
Device
Package
Shipping†
NCP1597BMNTWG DFN10 3000 / Tape &
(Pb−Free)
Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2013
August, 2019 − Rev. 2
1
Publication Order Number: NCP1597B/D
VCC
NCP1597B
EN
Power Reset UVLO THD Hiccup
Soft−Start
Vref FB
+ + gm −
AGND
NCP1597B
BLOCK DIAGRAM
+ CA
−
+ OSC
PMOS M1
−PWM +
Control Logic
VCCP
LX LX PGND
PIN DESCRIPTIONS
Pin No
Symbol
1 EN
2 VCC
3 VCCP 4 AGND 5 FB
6 7, 8 9, 10 EP
NC LX PGND PAD
Figure 1. Block Diagram
Description Logic input to enable the part. Logic high turns on the part and a logic low disables it. An internal pullup forces the part into an enable state when no external bias is present on the pin. Input supply pin for internal bias circuitry. A 0.1 mF ceramic bypass capacitor is preferred to connect to this pin. Power input for the power stage Analog ground pin. Connect to thermal pad. Feedback input pin of the Error Amplifier. Connect a resistor divider from the converter’s output voltage to this pin to set the converter’s output voltage. No connection The drains of the internal.
Similar Datasheet