December 2006
www.DataSheet4U.com
HYS72T512341HHP–[3.7/5]–B HYS72T512341HJP–[3.7/5]–B HYS72T512341HKP–[3.7/5]–B
240-Pin...
December 2006
www.DataSheet4U.com
HYS72T512341HHP–[3.7/5]–B HYS72T512341HJP–[3.7/5]–B HYS72T512341HKP–[3.7/5]–B
240-Pin Registered DDR2 SDRAM Modules DDR2 SDRAM RoHs Compliant Products
Internet Data Sheet
Rev. 1.0
Internet Data Sheet
www.DataSheet4U.com
HYS72T512341H[H/J/K]P-[3.7/5]-B Registered DDR2 SDRAM Modules
HYS72T512341HHP–[3.7/5]–B, HYS72T512341HJP–[3.7/5]–B, HYS72T512341HKP–[3.7/5]–B Revision History: 2006-12, Rev. 1.0 Page All All All Chapter 4 Subjects (major changes since last revision) Qimonda update Adapted internet edition Added HYS672T512341HJP-[3.7/5]-B and HYS72T512341HKP-[3.7/5]-B modules SPD codes updated
Previous Revision: 2006-07, Rev. 0.5
We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:
[email protected]
qag_techdoc_rev400 / 3.2 QAG / 2006-08-07 11032006-VX0M-M6IH
2
Internet Data Sheet
www.DataSheet4U.com
HYS72T512341H[H/J/K]P-[3.7/5]-B Registered DDR2 SDRAM Modules
1
Overview
This chapter gives an overview of the 1.8 V 240-Pin Registered DDR2 SDRAM Modules product family and describes its main characteristics.
1.1
Features
Programmable self refresh rate via EMRS2 setting Programmable partial array refresh via EMRS2 settings DCC enabling via EMRS2 setting All inputs and outputs SSTL_18 compatible Off-Chi...