DatasheetsPDF.com

KK74ACT573

KODENSHI KOREA

Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS

TECHNICAL DATA www.DataSheet4U.com KK74ACT573 Octal 3-State Noninverting Transparent Latch High-Performance Silicon-G...


KODENSHI KOREA

KK74ACT573

File Download Download KK74ACT573 Datasheet


Description
TECHNICAL DATA www.DataSheet4U.com KK74ACT573 Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS The KK74ACT573 is identical in pinout to the LS/ALS573, HC/HCT573. The KK74ACT573 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs. These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold time becomes latched. TTL/NMOS Compatible Input Levels Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 4.5 to 5.5 V Low Input Current: 1.0 µA; 0.1 µA @ 25°C Outputs Source/Sink 24 mA ORDERING INFORMATION KK74ACT573N Plastic KK74ACT573DW SOIC TA = -40° to 85° C for all packages PIN ASSIGNMENT LOGIC DIAGRAM FUNCTION TABLE PIN 20=VCC PIN 10 = GND Output Enable L L L H Inputs Latch Enable H H L X D H L X X Output Q H L no change Z X = don’t care Z = high impedance 1 www.DataSheet4U.com KK74ACT573 MAXIMUM RATINGS* Symbol VCC VIN VOUT IIN IOUT ICC PD Tstg TL * Parameter DC Supply Voltage (Referenced to GND) DC Input Voltage (Referenced to GND) DC Output Voltage (Referenced to GND) DC Input Current, per Pin DC Output Sink/Source Current, per Pin DC Supply Current, VCC and GND Pins Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ Storage Temperature Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) Value -0.5 to +7.0 -0.5 to VCC +0....




Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)