DatasheetsPDF.com
CY7C1157V18
(CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture
Description
CY7C1146V18 CY7C1157V18 CY7C1148V18 CY7C1150V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Features ■ ■ ■ ■ ■ ■ Functional Description The CY7C1146V18, CY7C1157V18, CY7C1148V18, and CY7C1150V18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II+ architecture. The DDR-II+ consists of an SRAM core with advanced synchronous...
Cypress Semiconductor
Download CY7C1157V18 Datasheet
Similar Datasheet
CY7C1157V18
(CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture
- Cypress Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)