DatasheetsPDF.com

LTC2272 Dataheets PDF



Part Number LTC2272
Manufacturers Linear Technology
Logo Linear Technology
Description Serial Output ADC
Datasheet LTC2272 DatasheetLTC2272 Datasheet (PDF)

FEATURES n High Speed Serial Interface (JESD204) n Sample Rate: 80Msps/65Msps n 77.7dBFS Noise Floor n 100dB SFDR n SFDR >90dB at 140MHz (1.5VP-P Input Range) n PGA Front End (2.25VP-P or 1.5VP-P Input Range) n 700MHz Full Power Bandwidth S/H n Optional Internal Dither n Single 3.3V Supply n Power Dissipation: 1100mW/990mW n Clock Duty Cycle Stabilizer n Pin Compatible Family 105Msps: LTC2274 80Msps: LTC2273 65Msps: LTC2272 n 40-Pin 6mm × 6mm QFN Package APPLICATIONS n Telecommunications n Recei.

  LTC2272   LTC2272


Document
FEATURES n High Speed Serial Interface (JESD204) n Sample Rate: 80Msps/65Msps n 77.7dBFS Noise Floor n 100dB SFDR n SFDR >90dB at 140MHz (1.5VP-P Input Range) n PGA Front End (2.25VP-P or 1.5VP-P Input Range) n 700MHz Full Power Bandwidth S/H n Optional Internal Dither n Single 3.3V Supply n Power Dissipation: 1100mW/990mW n Clock Duty Cycle Stabilizer n Pin Compatible Family 105Msps: LTC2274 80Msps: LTC2273 65Msps: LTC2272 n 40-Pin 6mm × 6mm QFN Package APPLICATIONS n Telecommunications n Receivers n Cellular Base Stations n Spectrum Analysis n Imaging Systems n ATE LTC2273/LTC2272 16-Bit, 80Msps/65Msps Serial Output ADC DESCRIPTION The LTC®2273/LTC2272 are 80Msps/65Msps, 16-bit A/D converters with a high speed serial interface. They are designed for digitizing high frequency, wide dynamic range signals with an input bandwidth of 700MHz. The input range of the ADC can be optimized using the PGA front end. The output data is serialized according to the JEDEC serial interface for data converters specification (JESD204). The LTC2273/LTC2272 are perfect for demanding applications where it is desirable to isolate the sensitive analog circuits from the noisy digital logic. The AC performance includes a 77.7dB Noise Floor and 100dB spurious free dynamic range (SFDR). Ultra low internal jitter of 80fs RMS allows undersampling of high input frequencies with excellent noise performance. Maximum DC specs include ±4.5LSB INL and ±1LSB DNL (no missing codes) over temperature. The encode clock inputs, ENC+ and ENC–, may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. A clock duty cycle stabilizer allows high performance at full speed with a wide range of clock duty cycles. L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. TYPICAL APPLICATION VCM 2.2μF 1.25V COMMON MODE BIAS VOLTAGE 3.3V SENSE INTERNAL ADC REFERENCE GENERATOR FAM 8B/10B ENCODER 16 20 SYNC+ SYNC– OVDD 1.2V TO 3.3V 0.1μF AIN + ANALOG INPUT AIN – CMLOUT+ + S/H AMP – CLOCK 16-BIT PIPELINED ADC CORE CLOCK/DUTY CYCLE CONTROL CORRECTION LOGIC SCRAMBLER/ PATTERN GENERATOR SERIALIZER CMLOUT– 20X PLL 3.3V VDD GND 0.1μF 0.1μF ENC+ ENC– PGA DITH MSBINV SHDN PAT1 PAT0 SCRAM SRR1 SRR0 ASIC OR FPGA 50Ω 50Ω + SERIAL RECEIVER – 22732 TA01 AMPLITUDE (dBFS) 128k Point FFT, fIN = 4.93MHz, –1dBFS, PGA = 0 0 –10 –20 –30 –40 –50 –60 –70 –80 –90 –100 –110 –120 –130 0 10 20 30 FREQUENCY (MHz) 40 22732 G04 22732fa 1 LTC2273/LTC2272 ABSOLUTE MAXIMUM RATINGS OVDD = VDD (Notes 1, 2) Supply Voltage (VDD) ................................... –0.3V to 4V Analog Input Voltage (Note 3).......–0.3V to (VDD + 0.3V) Digital Input Voltage......................–0.3V to (VDD + 0.3V) Digital Output Voltage ................ –0.3V to (OVDD + 0.3V) Power Dissipation .............................................2000mW Operating Temperature Range LTC2273C/LTC2272C ............................... 0°C to 70°C LTC2273I/LTC2272I.............................. –40°C to 85°C Storage Temperature Range................... –65°C to 150°C Digital Output Supply Voltage (OVDD) .......... –0.3V to 4V PIN CONFIGURATION TOP VIEW GND VCM SENSE GND MSBINV PGA SCRAM PAT1 PAT0 FAM 40 39 38 37 36 35 34 33 32 31 VDD 1 VDD 2 GND 3 30 GND 29 SYNC– 28 SYNC+ AIN+ 4 AIN– 5 GND 6 GND 7 27 GND 26 GND 41 25 OVDD 24 CMLOUT+ GND 8 23 CMLOUT– ENC+ 9 ENC– 10 22 OVDD 21 GND 11 12 13 14 15 16 17 18 19 20 GND VDD VDD GND DITH ISMODE SRR0 SRR1 SHDN SHDN UJ PACKAGE 40-LEAD (6mm s 6mm) PLASTIC QFN TJMAX = 150°C, θJA = 22°C/W EXPOSED PAD (PIN 41) IS GND, MUST BE SOLDERED TO PCB ORDER INFORMATION LEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE LTC2273CUJ#PBF LTC2273CUJ#TRPBF LTC2273UJ 40-Lead (6mm × 6mm) Plastic QFN 0°C to 70°C LTC2273IUJ#PBF LTC2273IUJ#TRPBF LTC2273UJ 40-Lead (6mm × 6mm) Plastic QFN –40°C to 85°C LTC2272CUJ#PBF LTC2272CUJ#TRPBF LTC2272UJ 40-Lead (6mm × 6mm) Plastic QFN 0°C to 70°C LTC2272IUJ#PBF LTC2272IUJ#TRPBF LTC2272UJ 40-Lead (6mm × 6mm) Plastic QFN –40°C to 85°C LEAD BASED FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE LTC2273CUJ LTC2273CUJ#TR LTC2273UJ 40-Lead (6mm × 6mm) Plastic QFN 0°C to 70°C LTC2273IUJ LTC2273IUJ#TR LTC2273UJ 40-Lead (6mm × 6mm) Plastic QFN –40°C to 85°C LTC2272CUJ LTC2272CUJ#TR LTC2272UJ 40-Lead (6mm × 6mm) Plastic QFN 0°C to 70°C LTC2272IUJ LTC2272IUJ#TR LTC2272UJ 40-Lead (6mm × 6mm) Plastic QFN –40°C to 85°C Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree.


LTC2261-14 LTC2272 LTC2273


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)