DatasheetsPDF.com

MC68EC040V Dataheets PDF



Part Number MC68EC040V
Manufacturers Motorola Semiconductor
Logo Motorola Semiconductor
Description Microprocessor
Datasheet MC68EC040V DatasheetMC68EC040V Datasheet (PDF)

w w S a t APPENDIX B a MC68EC040 .D w e e h U 4 t m o .c REV2.2 (11/02/99) NOTE Rev. 2.2 contains timing information for 40 MHz operation. Refer to chang bars. Some TBD values will be filled in shortly. All references to MC68EC040 also apply to the MC68EC040V. Refer to Appendix C MC68040V and MC68EC040V for more information on the MC68EC040V. The MC68EC040 is Motorola's third generation of M68000-compatible, high-performance, 32-bit microprocessors. The MC68EC040 is an embedded control.

  MC68EC040V   MC68EC040V



Document
w w S a t APPENDIX B a MC68EC040 .D w e e h U 4 t m o .c REV2.2 (11/02/99) NOTE Rev. 2.2 contains timing information for 40 MHz operation. Refer to chang bars. Some TBD values will be filled in shortly. All references to MC68EC040 also apply to the MC68EC040V. Refer to Appendix C MC68040V and MC68EC040V for more information on the MC68EC040V. The MC68EC040 is Motorola's third generation of M68000-compatible, high-performance, 32-bit microprocessors. The MC68EC040 is an embedded controller employing a highly integrated architecture to provide very high performance in a monolithic HCMOS device. The MC68EC040 integrates an MC68040-compatible integer unit, an access control unit (ACU), and independent 4-Kbyte instruction and data caches. A six-stage instruction pipeline, multiple internal buses, and a full internal Harvard architecture, including separate caches for both instruction and data accesses, provides a high degree of instruction execution parallelism. The inclusion of on-chip bus snooping logic, which directly supports cache coherency in multimaster applications, enhances cache functionality. The MC68EC040 is user-object-code compatible with previous members of the M68000 family and is specifically optimized to reduce the execution time of compiler-generated code. The MC68EC040 is pin compatible with the MC68040 and MC68LC040. The MC68EC040 is implemented in Motorola's latest HCMOS technology, providing an ideal balance between speed, power, and physical device size. Figure B-1 provides a simplified block diagram of the MC68EC040. The main features of the MC68EC040 include: • MC68040-Compatible Integer Execution Unit • 4-Kbyte Instruction Cache and 4-Kbyte Data Cache Accessible Simultaneously • 32-Bit, Nonmultiplexed External Address and Data Buses with Synchronous Bursting Interface • User-Object-Code Compatible with All M68000 Microprocessors • Concurrent Integer Unit, ACU, and Bus Controller Operation Maximizes Throughput • Low-Latency Bus Accesses for Reduced Cache-Miss Penalty • Multimaster/Multiprocessor Support via Bus Snooping • 4-Gbyte Direct Addressing Range w w .D w t a S a e h t e U 4 .c m o MOTOROLA M68040 USER’S MANUAL w w w .D a S a t e e h U 4 t m o .c B-1 MC68EC040 REV2.2 (11/02/99) Figure B-1. MC68EC040 Block Diagram With the exception of the memory management unit (MMU), the floating-point unit (FPU), and their respective registers, the MC68EC040 programming model, data formats and types, instruction set (except all instructions beginning with an “F”, PTEST, and PFLUSH), and caches are the same as described in Section 1 Introduction for the MC68040. Figures B-2 and B-3 illustrate the programming model and functional signal groups for the MC68EC040. B.1 MC68EC040 DIFFERENCES The following differences exist between the MC68EC040 and MC68040: • Two independent access control units (ACUs) replace the MC68040 MMUs. The ACU has four corresponding registers (access control registers) that the MC68.


K3199 MC68EC040V MC68EC060


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)