Document
R8A66160DD/SP
16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH
REJ03F0261-0100 Rev. 1.00 Jan.10. 2008
DESCRIPTION
R8A66160 is a LED array driver having a 16-bit serial input and parallel output shift register function with direct coupled reset input and output latch function. This product guarantees the output current of 24mA (Vcc =5V case) which is sufficient for cathode common LED drive, capable of following 16-bits continuously at the same time. Parallel output is open drain output. In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products. Furthermore, pin layout ensures the realization of an easy printed circuit. R8A66160 is the succession product of M66310.
www.DataSheet4U.com
FEATURES
● Cathode common LED drive ● VCC 5V or 3.3V single power supply ● High output current: all parallel outputs QA~QP IOH=-24mA (at VCC =5.0V) IOH=-12mA (at VCC =3.3V) simultaneous lighting available ● Low power dissipation: 100uW/package (max) (Vcc=5.0V, Ta=25oC, quiescent state) ● High noise margin: Schmitt input circuit provides responsiveness to a long line length ● Equipped with direct-coupled reset ● Open drain output: (except serial data output SQP) ● Wide operating temperature range: Ta=-40oC~+85oC ● Pin layout facilitates printed circuit wiring. (This layout facilitates cascade connection and LED connection)
APPLICATION
● LED array drive, The various LED display modules ● PPC, Printer, VCR, Mini-compo, Button-Telephone etc. All of LED display equipment
BLOCK DIAGRAM
LOGIC DIAGRAM
QA
1 PARALLEL DATA OUTPUTS SERIAL DATA OUTPUT
QB
2
QC
24
QD
23
QE
22
QF
21
QG
20
QH
19
QI
18
QJ
17
QK
16
QL
15
QM
14
QN
13
QO
11
QP
12
SQP
10
Vcc
3
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
Q CK D R
S
S
S
S
5
4
OE
A
DATA signal OE signal
ENABLE SERIAL INPUT DATA INPUT
PARALLEL DATA OUTPUTS QA QP OUTPUT FORMAT
SERIAL DATA OUTPUT SQP
8
7
6
S
9
CKS R CKL GND SHIFT DIRECT LATCH CLOCK RESET CLOCK INPUT INPUT INPUT
REJ03F0261-0100 Rev.1.00 Jan.10.2008 page 1 of 7
.
R8A66160DD/SP
PIN CONFIGURATION ( TOP VIEW )
QA QB VCC SERIAL DATA INPUT ENABLE INPUT LATCH CLOCK INPUT DIRECT RESET INPUT
www.DataSheet4U.com
1 2 3 4 5 6 7 8 9 10 11 12 SQP QO QP A OE CKL R CKS QA QB QC QD QE QF QG QH QI QJ QK QL QM QN 24 23 22 21 20 19 18 17 16 15 14 13
PARALLEL DATA OUTPUTS
QC QD QE QF QG QH QI QJ QK QL QM QN PARALLEL DATA OUTPUTS
A OE CKL R CKS GND
SHIFT CLOCK INPUT
SERIAL DATA OUTPUT PARALLEL DATA OUTPUTS
SQP QO QP
FUNCTIONAL DESCRIPTION
As R8A66160 uses silicon gate CMOS process. It realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises. Each bit of a shift register consists of two flip-flop having independent clocks for shifting and latching. As for clock input, shift clock input CKS and latch clock input CKL are independent from each other, shift and latch operations being made when “L” changes to “H”. Serial data input A is the data input of the first-step shift register and the signal of A shifts shifting registers one by one when a pulse is impressed to CKS. When A is “L”, the signal of “L” shifts. When the pulse is impressed to CKL, the contents of the shifting register at that time are stored in a latching register, and they appear in the parallel data outputs from QA ~ QP. Outputs QA ~ QP are open drain outputs. To extend the number of bits, use the serial data output SQP which shows the output of the shifting register of the 16th bit. When reset input R is changed to “L”, QA ~ QP and SQP are reset. In this case, shifting and latching register are reset. If “H” is impressed to output enable input OE, QA ~ QP reaches the high impedance state, but SQP does not reach the high impedance state. Furthermore, change in OE does not affect shift operation.
FUNCTION TABLE (Note: 1)
Operation mode Reset Shift t1
Shift Latch t2 Latch operation Shift t1
Input R CKS CKL L X X H H H H X X X X X X X A X H X L X X OE X L L L L H QA Z
0 QA
Parallel data output QB QC QD Z Z Z
0 QB qA0 0 QC qB0 0 QD qC0
QE Z
0 QE qD0
QF Z
0 QF qE0
QG QH Z Z
0 QG qF0 0 QH qG0
QI Z QI qH0
0
QJ Z
0 QJ qI 0
QK QL QM Z Z Z
0 QK qJ 0 0 QL qK0 0 QM qL 0
QN QO Z Z
0 QN qM0 0 QO 0 qN
Serial data Remarks output QP SQP
Z
0 QP qO0
L qO0 qO0
Output lighting “H” Output lights-out “L”
H QA Z Z
0
Latch t2 Output disable Note1: Q X q0 q t1, t2 Z
0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 QB QC QD QE QF QG QH QI QJ QK QL QM QN QO QP qO0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 qA qB qC qD qE qF qG qH qI qJ qK qL qM qN qO0 qO0
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
qP
Change from low-level to high-level Ou.