Document
E2E1011-27-Y4
¡ Semiconductor MSM65512A/65P512A
¡ Semiconductor High Performance 8-Bit Microcontroller
This version: Jan. 1998 MSM65512A/65P512A Previous version: Nov. 1996
GENERAL DESCRIPTION
The MSM65512A is a high-performance 8-bit microcontroller that employs OKI original nX-8/ 50 CPU core. With a minimum instruction execution time of 400 ns (10MHz clock), the MSM65512A is capable of high-speed processing, and includes 8K bytes of program memory, 256 bytes of data memory, timers and serial ports. Also available are the MSM65P512A, which replaces the MSM65512's built-in program memory with one-time PROM, and the MSM65X512A, which uses external program memory. www.DataSheet4U.com
FEATURES
• Operating range Operating frequency Operating voltage Operating temperature • Memory space Internal program memory Internal data memory • Minimum instruction execution time • Powerful instruction set : 0 to 10 MHz (VDD=4.5 to 5.5 V) 0 to 5 MHz (VDD=2.7 to 5.5 V) : 2.7 to 5.5 V : –40 to +85°C (Operation at +125°C is assured by the other specification.) : 64K bytes : 8K bytes : 256 bytes : 400 ns @ 10 MHz : 83 basic instructions 8/16-bit operation instructions Bit manipulation instructions Compound function instructions : 8 ¥ 8 Æ 16 16/8 Æ 16 ... 8 : 4 ports ¥ 8 bits : 8-bit auto-reload timer ¥ 2 16-bit auto-reload timer ¥ 1 Watchdog timer ¥ 1 : Time base counter ¥ 1 16-bit free-running counter ¥ 1 : 1 channel : 2 channels : Shift register ¥ 1 Serial port with baud rate generator (UART/synchronous) ¥ 1 : 3 : 15
• Abundant addressing modes • Multiplication/division operation functions • I/O ports Input-output port • Timers • Counters • Capture input • Compare output • Serial ports • External interrupts • Interrupt sources • Package 40-pin plastic DIP (DIP40-P-600-2.54)
: (MSM65512A-¥¥¥RS, MSM65P512A-¥¥¥RS) 44-pin plastic QFP (QFP44-P-910-0.80-2K) : (MSM65512A-¥¥¥GS-2K, MSM65P512A-xxxGS-2K) 44-pin plastic QFJ (PLCC) (QFJ44-P-S650-1.27): (MSM65512A-¥¥¥JS, MSM65P512A-¥¥¥JS) ¥¥¥ indicates the code number.
1/23
www.DataSheet4U.com
BLOCK DIAGRAM
¡ Semiconductor
OSC 0 OSC 1 RESET HSTOP*
ROM (8K bytes) OSC CONT. CPU CORE INST. DEC.
8
EXT.MEM. CONT.
8 8
AD0-7* A8-15* RD WR* ALE EA
8 ALU GMAR PC
BUS CONT.
VDD GND
RAM (256 bytes) TBC WDT
T/C IR
8
16-bit TIMER 16-bit FRC CAP¥1, CMP¥2 SIO
8-bit TIMER¥3**
T2CK* CAP* CMP0* CMP1* TXD* RXD* T1OUT* T0CK* GATE* SFTO* SFTI* SFTCK* INT0* INT1* INT2*
AR
BR
PSW
SP
LMAR
MUL/DIV
I/O PORT
8-bit SHIFT-REG.
MSM65512A/65P512A
INTERRUPT CONT.
P0 P1 P2 P3 * Secondary functions of ports. ** One timer is used for the SIO baud rate generator
2/23
¡ Semiconductor
MSM65512A/65P512A
PIN CONFIGURATION (TOP VIEW)
P3.0/T2CK P3.1/CAP P3.2/CMP0 P3.3/CMP1
www.DataSheet4U.com
1 2 3 4 5 6 7 8 9
40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21
VDD P0.0/AD0 P0.1/AD1 P0.2/AD2 P0.3/AD3 P0.4/AD4 P0.5/AD5 P0.6/AD6 P0.7/AD7 EA ALE RD P1.7/A15 P1.6/A14 P1.5/A13 P1.4/A12 P1.3/A11 P1.2/A10 P1.1/A9 P1.0/A8
P3.4/IN.