Document
E2E1018-27-Y3 ¡ Semiconductor
¡ Semiconductor MSM65344A
8-Bit Microcontroller with A/D Converter (with LCD Driver)
This version: Jan. 1998 MSM65344A Previous version: Nov. 1996
GENERAL DESCRIPTION
The MSM65344A is a high performance 8-bit microcontroller that employs OKI original CPU core nX-8/50. The MSM65344A includes 12K-byte program memory, 384-byte data memory, LCD driver, timer, PWM, serial I/O, and 8-bit A/D converter. Also available is the MSM65P344, which replace the on-chip program memory with one-time PROM.
www.DataSheet4U.com
FEATURES
• Operating range Operating voltage Operating temperature Operating frequency Current consumption (TYP.) : : : : : 2.7V to 5.5V –20°C to +70°C 0 to 10MHz (@VDD=5V± 10%) 0 to 5MHz (@VDD=2.7V to 5.5V) 5mA (@5MHz, VDD=3V) 20mA (@10MHz, VDD=5V) 1.5mA (@5MHz, VDD=3V, HALT MODE) 4mA (VDD=3V, STOP MODE) 400ns (@10MHz), 800ns (5MHz) 8-bit CPU core nX-8/50 Internal 12K-byte program memory Internal 384-byte data memory + SFR 16 ¥ 4 (selectable duty cycle from 1/4, 1/3 or 1/2 with software) 7 ports, 48 bits 3 ports ¥ 8 bits, 1 port ¥ 7 bits, 1 port ¥ 6 bits, 1 port ¥ 3 bits 1 port ¥ 6 bits, 1 port ¥ 1 bit 1 port ¥ 1 bit 8-bit auto-reload timer ¥ 2 Time base counter ¥ 1 (14 bits) 1ch, clock sync ¥ 1 2ch, 8-bit duty, cycle from 1Hz to 80kHz (@10MHz) 1 circuit, selectable from 1kHz to 16kHz 8-bit ¥ 6-ch 2 lines, selectable from rising edge/falling edge/both edges With sampling circuit for noise prevention 11 sources
• Minimum instruction execution time • CPU core • General memory space • Local memory space • LCD driver • I/O port Input-output port Input port Output-port • Timer • Counter • Serial I/O • PWM • Buzzer output circuit • A/D converter • External interrupt
: : : : : : : : : : : : : : : :
• External interrupt for remote control : • Interrupt source : • Package: 80-pin plastic QFP (QFP80-P-1420-0.80-BK) (Product name: MSM65344A-¥¥¥GS-BK) ¥¥¥ indicates the code number. • Others : CPU clock can be an OSC or half-OSC clock. Time base counter can be selected with 1/4n of a CPU clock (n=1 to 8).
1/16
www.DataSheet4U.com
¡ Semiconductor
BLOCK DIAGRAM
OSC0 OSC1 RESET HSTOP* CLKOUT* CPU CORE INST. DEC. VDD GND T/C IR ALU GMAR PC BUS CONT. OSC. CONT. ROM (12K bytes)
RAM (384 bytes)
TBC
BUZZER OUTPUT CIRCUIT
BZ*
PWM AR BR PSW SP LMAR 8-bit TIMER¥2
PWM0* PWM1* T1OUT* T0CK* GATE* SFTO2* SFTI2* SFTCK2* INT0* INT1*
8-bit A/D C ¥ 6ch
I/O PORT
LCD DRIVER
SIO (SYNC MODE)
INTERRUPT CONT. SAMPLING CIRCUIT
P0
P1
P3
P4
P5
P6
P7
AVDD
AI0-5*
AGND
SEG15
COM4 SEG0
VDD1 VDD2 VDD3 C1 C2 COM1
MSM65344A
INTRMC*
* Secondary function of each port
2/16
¡ Semiconductor
MSM65344A
PIN CONFIGURATION (TOP VIEW)
66 P6.1(OUT)
COM4 SEG0 SEG1 www.DataSheet4U.com SEG2 SEG3 SEG4 SEG5 SEG6 SEG7 SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 AGND P3.0/AI0 P3.1/AI1 P3.2/AI2 P3.3/AI3 P3.4/AI4 P3.5/AI5
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
65 P6.0(IN)
80 COM3
79 COM2
78 COM1
75 VDD3
74 VDD2
73 VDD1 72 P6.7
71 P6.6
70 P6.5
69 P6.4
68 P6.3
67 P6.2
77 C2
76 C1
64 RESET 63 GND 62 OSC0 61 OSC1 60 P0.0/INT0 59 P0.1/HSTOP 58 P0.2/T1OUT 57 P0.3/T0CK 56 P0.4/INT1 55 P0.5/CLKOUT 54 P0.6 53 P0.7/BZ 52 VDD 51 P1.2/PWM1 50 P1.3/PWM0 49 P1.4/INTRMC 48 P7.7/SFTO2 47 P7.6/SFTI2 46 P7.5/SFTCK2 45 P7.4 44 P7.3 43 P7.2 42 P7.1 41 P7.0
AVDD 25 P5.6 26 P5.5 27 P5.4 28 P5.3 29 P5.2 30 P5.1 31 P5.0 32 P4.7 33 P4.6 34 P4.5 35 P4.4 36 P4.3 37 P4.2 38 P4.1 39 P4.0 40
80-Pin Plastic QFP
3/16
¡ Semiconductor
MSM65344A
PIN DESCRIPTION
Basic Function
Function Pin 52 63 25 Power Supply
www.DataSheet4U.com
Symbol VDD GND AVDD AGND VDD1 VDD2 VDD3 C1 C2 OSC0
Type — — — — — — — — — Input
Description Digital supply voltage (5V) Digital ground (0V) Analog supply voltage (5V) Analog ground (0V) Bias output for LCD driver Bias output for LCD driver Bias output for LCD driver Pins for connecting capacitors that generate bias for the LCD driver. Oscillation input pin on the OSC side: Connect to a quartz oscillator (ceramic resonator), or input external clock. Oscillation output pin on the OSC side: Connect to a quartz oscillator (ceramic resonator). When external clock is input to the OSC0 pin, the OSC1 pin should be kept open. System reset input: When this pin is set to the "L" level, the internal status is initialized to start execution of instructions from address 0040H. The input is pulled up to VDD with an internal pull-up resistor.
18 73 74 75 76 77 62
Oscillation 61 OSC1 Output
Control
64
RESET
Input
4/16
¡ Semiconductor Basic Function (Continued)
Function Pin Symbol Type Description
MSM65344A
60 to 53
P0.0 to P0.7
I/O
8-bit input-output port (port 0): Each of bits 0 to 7 can be configured to be an input or an output by the direction register of port 0 (P0DIR). In addition to the basic function as an input-output port, a secondary function is allocated to each of P0.0 through P0.7. Refer to the next table. 3-bit input-output port (port 1): Eac.