DatasheetsPDF.com

DFPMUL

Digital Core Design

Floating Point Pipelined Multiplier Unit


Description
DFPMUL www.DataSheet4U.com Floating Point Pipelined Multiplier Unit ver 2.70 OVERVIEW ● Fully synthesizable, static synchronous design with no internal tri-states The DFPMUL uses the pipelined mathematics algorithm to multiply two arguments. The input numbers format is according to IEEE754 standard. DFPMUL supports single precision real number. Multiply op...



Digital Core Design

DFPMUL

File Download Download DFPMUL Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)