DatasheetsPDF.com

PLL102-10

PhaseLink Corporation

Low Skew Output Buffer


Description
PLL102-10 Low Skew Output Buffer FEATURES Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs. Zero input - output delay. Less than 700 ps device - device skew. Less than 250 ps skew between outputs. www.DataSheet4U.com Less than 100 ps cycle - cycle jitter. 2.5V or 3.3...



PhaseLink Corporation

PLL102-10

File Download Download PLL102-10 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)