DatasheetsPDF.com

M11L416256SA

Elite Semiconductor

256 K x 16 DRAM EDO PAGE MODE

www.DataSheet4U.com EliteMT DRAM M11L416256SA 256 K x 16 DRAM EDO PAGE MODE FEATURES X16 organization EDO (Extended ...


Elite Semiconductor

M11L416256SA

File Download Download M11L416256SA Datasheet


Description
www.DataSheet4U.com EliteMT DRAM M11L416256SA 256 K x 16 DRAM EDO PAGE MODE FEATURES X16 organization EDO (Extended Data-Output) access mode 2 CAS Byte/Word Read/Write operation Single 3.3V ( ± 10%) power supply LVTTL-compatible inputs and outputs 512-cycle refresh in 8ms Refresh modes : RAS only, CAS BEFORE RAS (CBR) and HIDDEN capabilities Self-refresh capability JEDEC standard pinout Key AC Parameter tRAC -35 35 tCAC 10 tRC 65 tPC 14 ORDERING INFORMATION - PACKAGE 40-pin 400mil SOJ 44 / 40-pin 400mil TSOP (Type II) PRODUCT NO. PACKING TYPE COMMENTS M11L416256SASOJ/TSOPII 35 TG M11L416256SA35 JP Pb-free GENERAL DESCRIPTION The M11L416256 series is a randomly accessed solid state memory, organized as 262,144 x 16 bits device. It offers Extended Data-Output , 3.3V( ± 10%) single power supply. Access time (-35) , self-refresh and package type (SOJ, TSOP II) are optional features of this family. All these family have CAS - before - RAS , RAS -only refresh and Hidden refresh capabilities. Two access modes are supported by this device: Byte access and Word access. Use only one of the two CAS and leave the other staying high will result in a BYTE access. WORD access happens when two CAS ( CASL , CASH ) are used. CASL transiting low during READ or WRITE cycle will output or input data into the lower byte (IO0~IO7), and CASH transiting low will output or input data into the upper byte (IO8~15). PIN ASSIGNMENT SOJ Top View VCC I/O0 I/O1 I/O2 I/O3 VC C I/O4 I/O5 I/O6 I/O7 ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)