DatasheetsPDF.com

LP6836 Dataheets PDF



Part Number LP6836
Manufacturers Filtronic Compound Semiconductors
Logo Filtronic Compound Semiconductors
Description MEDIUM POWER PHEMT
Datasheet LP6836 DatasheetLP6836 Datasheet (PDF)

MEDIUM POWER PHEMT • FEATURES ♦ 25 dBm Output Power at 1-dB Compression at 18 GHz ♦ 9.5 dB Power Gain at 18 GHz ♦ 55% Power-Added Efficiency DRAIN BOND PAD SOURCE BOND PAD (2x) LP6836 GATE BOND PAD • DESCRIPTION AND APPLICATIONS DIE SIZE: 14.2X13.0 mils (360x330 µm) DIE THICKNESS: 3.9 mils (100 µm) BONDING PADS: 1.9X1.9 mils (50x50 µm) The LP6836 is an Aluminum Gallium Arsenide / Indium Gallium Arsenide (AlGaAs/InGaAs) Pseudomorphic High Electron Mobility Transistor (PHEMT), utilizing an E.

  LP6836   LP6836


Document
MEDIUM POWER PHEMT • FEATURES ♦ 25 dBm Output Power at 1-dB Compression at 18 GHz ♦ 9.5 dB Power Gain at 18 GHz ♦ 55% Power-Added Efficiency DRAIN BOND PAD SOURCE BOND PAD (2x) LP6836 GATE BOND PAD • DESCRIPTION AND APPLICATIONS DIE SIZE: 14.2X13.0 mils (360x330 µm) DIE THICKNESS: 3.9 mils (100 µm) BONDING PADS: 1.9X1.9 mils (50x50 µm) The LP6836 is an Aluminum Gallium Arsenide / Indium Gallium Arsenide (AlGaAs/InGaAs) Pseudomorphic High Electron Mobility Transistor (PHEMT), utilizing an Electron-Beam directwrite 0.25 µ m by 360 µ m Schottky barrier gate. The recessed “mushroom” gate structure minimizes parasitic gate-source and gate resistances. The epitaxial structure and processing have been optimized for high dynamic range. The LP6836 also features Si3 N4 passivation and is available in P70 and SOT343 package types. Typical applications include high dynamic range driver stages for commercial applications including wireless infrastructure systems and broad bandwidth amplifiers. • ELECTRICAL SPECIFICATIONS @ TAmbient = 25 ° C Parameter Saturated Drain-Source Current Power at 1-dB Compression Power Gain at 1-dB Compression Power-Added Efficiency Maximum Drain-Source Current Transconductance Gate-Source Leakage Current Pinch-Off Voltage Gate-Source Breakdown Voltage Magnitude Gate-Drain Breakdown Voltage Magnitude Thermal Resistivity frequency=18 GHz Symbol IDSS P-1dB G-1dB PAE IMAX GM IGSO VP |VBDGS| |VBDGD| ΘJC Test Conditions VDS = 2 V; VGS = 0 V VDS = 8 V; IDS = 50% IDSS VDS = 8 V; IDS = 50% IDSS VDS = 8 V; IDS = 50% IDSS VDS = 2 V; VGS = 1 V VDS = 2 V; VGS = 0 V VGS = -5 V VDS = 2 V; IDS = 2 mA IGS = 2 mA IGD = 2 mA -0.25 -11 -12 75 Min 80 24 8.5 Typ 115 25 9.5 55 190 100 1 -1.2 -15 -16 100 10 -2.0 Max 125 Units mA dBm dB % mA mS µA V V V °C/W Phone: (408) 988-1845 Fax: (408) 970-9950 http:// www.filss.com Revised: 1/18/01 Email: [email protected] MEDIUM POWER PHEMT • ABSOLUTE MAXIMUM RATINGS Parameter Drain-Source Voltage Gate-Source Voltage Drain-Source Current Gate Current RF Input Power Channel Operating Temperature Storage Temperature Total Power Dissipation Notes: • • Symbol VDS VGS IDS IG PIN TCH TSTG PTOT Test Conditions TAmbient = 22 ± 3 ° C TAmbient = 22 ± 3 ° C TAmbient = 22 ± 3 ° C TAmbient = 22 ± 3 ° C TAmbient = 22 ± 3 ° C TAmbient = 22 ± 3 ° C — TAmbient = 22 ± 3 ° C -65 Min Max 10 -4 2xIDSS 18 180 175 175 1.4 Units V V mA mA mW ºC ºC W LP6836 • Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device. Power Dissipation defined as: PTOT ≡ (PDC + PIN) – POUT, where PDC: DC Bias Power PIN: RF Input Power POUT: RF Output Power Absolute Maximum Power Dissipation to be de-rated as follows above 25° C: PTOT= 1.4W – (0.0093W/°C) x THS where THS = heatsink or ambient temperature. • HANDLING PRECAUTIONS To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A (0-500 V). Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263. ASSEMBLY INSTRUCTIONS The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290° C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260° C. APPLICATIONS NOTES & DESIGN DATA Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site. • • All information and specifications are subject to change without notice. Phone: (408) 988-1845 Fax: (408) 970-9950 http:// www.filss.com Revised: 1/18/01 Email: [email protected] .


LP62S4096E-T LP6836 LP6836P100


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)