DatasheetsPDF.com

MB89485 Dataheets PDF



Part Number MB89485
Manufacturers Fujitsu Media Devices
Logo Fujitsu Media Devices
Description (MB89480 Series) 8-bit Proprietary Microcontroller
Datasheet MB89485 DatasheetMB89485 Datasheet (PDF)

www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS07-12559-1E 8-bit Proprietary Microcontroller CMOS F2MC-8L MB89480/MB89480L Series MB89485/485L/P485/P485L/PV480 s DESCRIPTION The MB89480 series has been developed as a general-purpose version of the F2MC*-8L family consisting of proprietary 8-bit single-chip microcontrollers. In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21bit timebase timer, watch prescaler, PWC timer,.

  MB89485   MB89485


Document
www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS07-12559-1E 8-bit Proprietary Microcontroller CMOS F2MC-8L MB89480/MB89480L Series MB89485/485L/P485/P485L/PV480 s DESCRIPTION The MB89480 series has been developed as a general-purpose version of the F2MC*-8L family consisting of proprietary 8-bit single-chip microcontrollers. In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21bit timebase timer, watch prescaler, PWC timer, PWM timer, 8/16-bit timer/counter, 6-bit PPG, LCD controller/ driver, external interrupt 1 (edge), external interrupt 2 (level), 10-bit A/D converter, UART/SIO, buzzer, watchdog timer reset. The MB89480 series is designed suitable for LCD remote controller as well as in a wide range of applications for consumer product. *: F2MC stands for FUJITSU Flexible Microcontroller. s FEATURES • Package used LQFP package and SH-DIP package for MB89P485/P485L, MB89485/485L MDIP package and MQFP package for MB89PV480 • High speed operating capability at low voltage • Minimum execution time: 0.32 µs at 12.5 MHz (Continued) s PACKAGES 64-pin Plastic SH-DIP 64-pin Plastic LQFP 64-pin Ceramic MDIP 64-pin Ceramic MQFP (DIP-64P-M01) (FPT-64P-M09) (MDP-64C-P02) (MQP-64C-P01) MB89480/480L Series (Continued) • F2MC-8L family CPU core Instruction set optimized for controllers Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc. • Six timers PWC timer (also usable as an interval timer) PWM timer 8/16-bit timer/counter x 2 21-bit timebase timer Watch prescaler • Programmable pulse generator 6-bit PPG with program-selectable pulse width and period • External interrupt Edge detection (selectable edge) : 4 channels Low level interrupt (wake-up function) : 8 channels • A/D converter (4 channels) 10-bit successive approximation type • UART/SIO Synchronous/asynchronous data transfer capability • LCD controller/driver Max 31 segments output x 4 commons Booster for LCD driving (selected by mask option) • Buzzer 7 frequencies are selectable by software • Low-power consumption mode Stop mode (oscillation stops so as to minimize the current consumption.) Sleep mode (CPU stops so as to reduce the current consumption to approx. 1/3 of normal.) Watch mode (everything except the watch prescaler stops so as to reduce the power comsumption to an extremely low level.) Sub-clock mode • Watchdog timer reset • I/O ports: Max 42 channels 2 MB89480/480L Series s PRODUCT LINEUP Part number Parameter Classification ROM size RAM size MB89485L MB89485 MB89P485L MB89P485 MB89PV480 Piggy-back 32K x 8-bit (external ROM)*1 1K × 8-bit : 136 : 8 bits : 1 to 3 bytes : 1, 8, 16 bits : 0.32 µs at 12.5 MHz : 2.88 µs at 12.5 MHz : 11 pins : 28 pins : 2 pins : 1 pin : 42 pins Mass production products (mask ROM product) 16K x 8-bit (internal ROM) OTP 16K x 8-bit (internal PROM with read protection) *2 512 x 8-bit Number of instructions Instruction bit length Instruction length Data bit length Minimum execution time Minimum interrupt processing time I/O ports (CMOS) N-channel open drain I/O ports Output ports (N-channel open drain) Input port Total CPU functions Ports 21-bit timebase timer Watchdog timer Interrupt period (0.66 ms, 2.6 ms, 21.0 ms, 335.5 ms) at 12.5 MHz. Reset period (167.8 ms to 335.5 ms) at 12.5 MHz. 1 channel. 8-bit one-shot timer operation (supports underflow output, operating clock period: 1, 4, 32 tinst, external). 8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external). 8-bit pulse width measurement operation (supports continuous measurement, H width, L width, rising edge to rising edge, falling edge to falling edge measurement and both edge measurement). 8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external). 8-bit resolution PWM operation. Can generate square pulse with programmable period. Pulse width count timer PWM timer 6- bit programmable pulse generator Can be operated either as a 2-channel 8-bit timer/counter (timer 11 and timer 12, each with its 8/16-bit timer/counter own independent operating clock cycle), or as one 16-bit timer/counter. 11, 12 In timer 11 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capability. Can be operated either as a 2-channel 8-bit timer/counter (timer 21 and timer 22, each with its 8/16-bit timer/counter own independent operating clock cycle), or as one 16-bit timer/counter. 21, 22 In timer 21 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capability. External interrupt 4 independent channels (selectable edge, interrupt vector, request flag). 8 channels (low level interrupt). (Continued) 3 MB89480/480L Series (Continued) Part number Parameter A/D converter MB89485L MB89485 MB89P485L MB89P485.


MB89480L MB89485 MB89485L


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)