DatasheetsPDF.com

DP83848M Dataheets PDF



Part Number DP83848M
Manufacturers National Semiconductor
Logo National Semiconductor
Description Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver
Datasheet DP83848M DatasheetDP83848M Datasheet (PDF)

www.DataSheet4U.com DP83848M PHYTER® Mini DP83848J PHYTER® Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver October 2006 DP83848M PHYTER® Mini DP83848J PHYTER® Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver General Description Features The DP83848M/J addresses the quality, reliability and • Low-power 3.3V, 0.18µm CMOS technology small form factor required for space sensitive applications • 3.3V MAC Interface in embedded systems. • Auto-MDIX for 10.

  DP83848M   DP83848M


Document
www.DataSheet4U.com DP83848M PHYTER® Mini DP83848J PHYTER® Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver October 2006 DP83848M PHYTER® Mini DP83848J PHYTER® Mini LS Commercial Temperature Single Port 10/100 Ethernet Transceiver General Description Features The DP83848M/J addresses the quality, reliability and • Low-power 3.3V, 0.18µm CMOS technology small form factor required for space sensitive applications • 3.3V MAC Interface in embedded systems. • Auto-MDIX for 10/100 Mb/s The DP83848M/J offers performance far exceeding the • Energy Detection Mode IEEE specifications, with superior interoperability and industry leading performance beyond 137m of Cat-V • MII Interface cable. The DP83848M/J also offers Auto-MDIX to remove • MII serial management interface (MDC and MDIO) cabling complications. DP83848M/J has superior ESD • IEEE 802.3u Auto-Negotiation and Parallel Detection pro-tection, greater than 4KV Human Body Model, providing extremely high reliability and robust operation, ensur- • IEEE 802.3u ENDEC, 10BASE-T transceivers and filters • IEEE 802.3u PCS, 100BASE-TX transceivers and filters ing a high level performance in all applications. DP83848J offers two flexible LED indicators - one for Link • Integrated ANSI X3.263 compliant TP-PMD physical sublayer with adaptive equalization and Baseline Wander and the other for Speed. compensation A 25MHz clock out that eliminates the need and hence the space and cost, of an additional Media Access Control • Error-free Operation beyond 137 meters (MAC) clock source component is available only in • ESD protection - greater than 4KV Human body model DP83848M. • LED support for Link in DP83848M The DP83848M/J is offered in a tiny 6mm x 6mm LLP 40pin package and is ideal for industrial controls, build- • LED support for Link and Speed in DP83848J ing/factory automation, transportation, test equipment and • Supports system clock from oscillator (Not available in DP83848J) wireless base stations. • Single register access for complete PHY status Applications • 10/100 Mb/s packet BIST (Built in Self Test) • 40 pin LLP package (6mm) x (6mm) x (0.8mm) • Peripheral devices • Mobile devices • Factory and building automation • Basestations System Diagram Media Access Controlleroler Magnetics MPU/CPU MII RJ-45 PHYTER Mini PHYTER Mini LS 10/100 Ethernet Transceiver 10BASE-T or 100BASE-TX Clock Source Status LED/s Typical Ethernet Application PHYTER® and TRI-STATE® is a registered trademark of National Semiconductor Corporation. © 2006 National Semiconductor Corporation www.national.com DP83848M/J MII TXD[3:0] RXD[3:0] MDIO MII INTERFACE MDC TX_DATA TX_CLK RX_CLK RX_ER CRS RX_DV TX_EN RX_DATA MII 10BASE-T & 100BASE-TX Transmit Block Auto-Negotiation State Machine Registers 10BASE-T & 100BASE-TX Receive Block Clock Generation DAC ADC Auto-MDIX LED Driver TD± RD± REFERENCE CLOCK LED/S Figure 1. DP83848T/K Functional Block Diagram www.national.com 2 RX_CLK TX_CLK SERIAL MANAGEMENT COL DP83848M/J Table of Contents 1.0 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 1.1 SERIAL MANAGEMENT INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 1.2 MAC DATA INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 1.3 CLOCK INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1.4 LED INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1.5 RESET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 1.6 STRAP OPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 1.7 10 MB/S AND 100 MB/S PMD INTERFACE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.8 SPECIAL CONNECTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.9 POWER SUPPLY PINS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.10 PACKAGE PIN ASSIGNMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.0 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 2.1 AUTO-NEGOTIATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.1.1 Auto-Negotiation Pin Control . . . . . . . . . . . . ..


DP83848J DP83848M DP83849IF


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)