Document
www.DataSheet4U.com
CY29943
2.5V or 3.3V 200-MHz 1:18 Clock Distribution Buffer
Features
• • • • • • • • • • 200-MHz clock support 2.5V or 3.3V operation LVPECL clock input LVCMOS-/LVTTL-compatible inputs 18 clock outputs: drive up to 36 clock lines 200 ps max. output-to-output skew Output Enable control Pin compatible with MPC942P Available in Industrial and Commercial 32-pin LQFP package
Description
The CY29943 is a low-voltage 200-MHz clock distribution buffer with an LVPECL-compatible input clock. All other control inputs are LVCMOS-/LVTTL-compatible. The eighteen outputs are 2.5V or 3.3V LVCMOS- or LVTTL-compatible and can drive 50Ω series or parallel terminated transmission lines. For series terminated transmission line, each output can drive one or two traces giving the device an effective fanout of 1:36. Low output-to-output skews make the CY29943 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.
Block Diagram
Pin Configuration
Q0 Q1 Q2 VDD Q3 Q4 Q5 VSS VSS VSS OE NC PECL_CLK PECL_CLK# VDD VDD 1 2 3 4 5 6 7 8 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
VDD
PECL_CLK PECL_CLK# OE
18
Q0-Q17
CY29943
Q6 Q7 Q8 VDD Q9 Q10 Q11 VSS
Cypress Semiconductor Corporation Document #: 38-07285 Rev. *C
•
3901 North First Street
•
San Jose
Q17 Q16 Q15 VSS Q14 Q13 Q12 VDD
9 10 11 12 13 14 15 16
•
CA 95134 • 408-943-2600 Revised December 21, 2002
CY29943
Pin Description[1]
Pin 5 6 3 9, 10, 11, 13, 14, 15, 18, 19, 20, 22, 23, 24, 26, 27, 28, 30, 31, 32 7, 8, 16, 21, 29 1, 2, 12, 17, 25 4 Name PECL_CLK PECL_CLK# OE Q(17:0) VDD PWR I/O I, PU I, PD I, PU O PECL Input Clock PECL Input Clock Output Enable. When HIGH, all the outputs are enabled. When set LOW, the outputs are at high impedance. Clock Outputs Description
VDD VSS NC
3.3V or 2.5V Power Supply Common Ground No Connection
Note: 1. PD = internal pull-down, PU = internal pull-up.
Document #: 38-07285 Rev. *C
Page 2 of 7
CY29943
Maximum Ratings[2]
Maximum Input Voltage Relative to VSS: ............. VSS – 0.3V Maximum Input Voltage Relative to VDD:............. VDD + 0.3V Storage Temperature: ................................ –65°C to + 150°C Operating Temperature: ................................ –40°C to +85°C Maximum ESD protection ............................................... 2 kV Maximum Power Supply: ................................................5.5V Maximum Input Current: ............................................±20 mA This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range: VSS < (Vin or Vout) < VDD. Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).
DC Parameters (VDD = 3.3V ±5% or 2.5V ±5%, VDDC = 3.3V ±5% or 2.5V ±5%, over the specified temperature range)
Parameter VIL VIH IIL IIH VPP VCMR Description Input Low Voltage Input High Voltage Input Low Current[3] Input High Current[3] Peak-to-Peak Input Voltage Common Mode Range[4] PECL_CLK Output Low Voltage[5] Output High Voltage[5] Quiescent Supply Current Dynamic Supply Current VDD = 3.3V, Outputs @ 150 MHz, CL = 15 pF VDD = 3.3V, Outputs @ 200 MHz, CL = 15 pF VDD = 2.5V, Outputs @ 150 MHz, CL = 15 pF VDD = 2.5V, Outputs @ 200 MHz, CL = 15 pF Zout Cin Output Impedance Input Capacitance VDD = 3.3V VDD = 2.5V 8 10 VDD = 3.3V VDD = 2.5V IOL = 20 mA IOH = –20 mA, VDD = 3.3V IOH = –16 mA, VDD = 2.5V IDDQ IDD 2.4 2.0 5 285 335 200 240 12 15 4 16 20 pF Ω 7 mA mA 500 VDD – 1.4 VDD – 1.0 Conditions Min. VSS 2.0 Typ. Max. 0.8 VDD –200 200 1000 VDD – 0.6 VDD – 0.6 0.5 V V Unit V V µA µA mV V
VOL VOH
Notes: 2. Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required. 3. Inputs have pull-up/pull-down resistors that effect input current. 4. The VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when the “High” input is within the VCMR range and the input lies within the VPP specification. 5. Driving series or parallel terminated 50Ω (or 50Ω to VDD/2) transmission lines.
Document #: 38-07285 Rev. *C
Page 3 of 7
CY29943
AC Parameters[6] (VDD = 3.3V ±5% or 2.5V ±5%, VDDC = 3.3V ±5% or 2.5V ±5%, over the specified temperature range)
Parameter Fmax Tpd FoutDC Tskew Tskew(pp) Tskew(pp) Tr/Tf Description Input Frequency PECL_CLK to Q Delay[7, 8] Output Duty Cycle[7, 8, 9] Output-to-Output Skew[7, 8] Part-to-Part Skew[10] Part-to-Part Skew[11] Output Clocks Rise/Fall Time[7, 8] 0.8V to 2.0V, VDD = 3.3V 0.5V to 1.8V, VDD = 2.5V 0.2 VDD = 3.3V VDD = 2.5V VDD = 3.3V VDD = 2.5V 2.0 2.6 40 3.5 4.0 Conditions Min. Typ. Max. 200 4.0 5.2 60 200 1.7 2.2 1.0 1.1 ns ns % ps ns Unit MHz ns
Zo = 50 ohm Differe.