DatasheetsPDF.com

74AUP2G38 Dataheets PDF



Part Number 74AUP2G38
Manufacturers NXP
Logo NXP
Description Low Power Dual 2-Input NAND Gate
Datasheet 74AUP2G38 Datasheet74AUP2G38 Datasheet (PDF)

www.DataSheet4U.com 74AUP2G38 Low-power dual 2-input NAND gate (open-drain) Rev. 01 — 16 October 2006 Product data sheet 1. General description The 74AUP2G38 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic power consumption.

  74AUP2G38   74AUP2G38


74AUP1G175 74AUP2G38 74LVC1G332


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)