DatasheetsPDF.com

Z-380 Dataheets PDF



Part Number Z-380
Manufacturers Zilog
Logo Zilog
Description Microprocessor
Datasheet Z-380 DatasheetZ-380 Datasheet (PDF)

www.DataSheet4U.com ZILOG MICROPROCESSOR PRODUCT SPECIFICATION Z380™ MICROPROCESSOR FEATURES s Static CMOS Design with Low-Power Standby Mode Option 32-Bit Internal Data Paths and ALU s s Two-Clock Cycle Instruction Execution Minimum Four Banks of On-Chip Register Files Enhanced Interrupt Capabilities, Including 16-Bit Vector Undefined Opcode Trap for Z380™ Instruction Set On-Chip I/O Functions: - Six-Memory Chip Selects with Programmable Waits - Programmable I/O Waits - DRAM Refresh Cont.

  Z-380   Z-380



Document
www.DataSheet4U.com ZILOG MICROPROCESSOR PRODUCT SPECIFICATION Z380™ MICROPROCESSOR FEATURES s Static CMOS Design with Low-Power Standby Mode Option 32-Bit Internal Data Paths and ALU s s Two-Clock Cycle Instruction Execution Minimum Four Banks of On-Chip Register Files Enhanced Interrupt Capabilities, Including 16-Bit Vector Undefined Opcode Trap for Z380™ Instruction Set On-Chip I/O Functions: - Six-Memory Chip Selects with Programmable Waits - Programmable I/O Waits - DRAM Refresh Controller 100-Pin QFP Package s s s Operating Frequency - DC-to-18 MHz at 5V - DC-to-10 MHz at 3.3V Enhanced Instruction Set that Maintains Object-Code Compatibility with Z80® and Z180™ Microprocessors 16-Bit (64K) or 32-Bit (4G) Linear Address Space 16-Bit Data Bus with Dynamic Sizing s s s s s s GENERAL DESCRIPTION The Z380™ Microprocessor is an integrated highperformance microprocessor with fast and efficient throughput and increased memory addressing capabilities. The Z380™ offers a continuing growth path for present Z80-or Z180-based designs, while maintaining Z80® CPU and Z180® MPU object-code compatibility. The Z380™ MPU enhancements include an improved 280 CPU, expanded 4-Gbyte space and flexible bus interface timing. An enhanced version of the Z80 CPU is key to the Z380 MPU. The basic addressing modes of the Z80 microprocessor have been augmented as follows: Stack Pointer Relative loads and stores, 16-bit and 24-bit indexed offsets, and more flexible Indirect Register addressing, with all of the addressing modes allowing access to the entire 32-bit address space. Additions made to the instruction set, include a full complement of 16-bit arithmetic and logical operations, 16-bit I/O operations, multiply and divide, plus a complete set of register-to-register loads and exchanges. The expanded basic register file of the Z80 MPU microprocessor includes alternate register versions of the IX and IY registers. There are four sets of this basic Z80 microprocessor register file present in the Z380 MPU, along with the necessary resources to manage switching between the different register sets. All of the register-pairs and index registers in the basic Z80 microprocessor register file are expanded to 32 bits. www.DataSheet4U.com PS010001-0301 www.DataSheet4U.com ZILOG MICROPROCESSOR GENERAL DESCRIPTION (Continued) The Z380 MPU expands the basic 64 Kbyte Z80 and Z180 address space to a full 4 Gbyte (32-bit) address space. This address space is linear and completely accessible to the user program. The I/O address space is similarly expanded to a full 4 Gbyte (32-bit) range and 16-bit I/O, and both simple and block move are added. Some features that have traditionally been handled by external peripheral devices have been incorporated in the design of the Z380 microprocessor. The on-chip peripherals reduce system chip count and reduce interconnection on the external bus. The Z380 MPU contains a refresh controller for DRAMs that employs a /CAS-before-/.


2SD947F Z-380 Z380


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)