Hex/Quad D-Type Flip-Flops
DM74LS174 • DM74LS175 Hex/Quad D-Type Flip-Flops with Clear
August 1992 Revised April 2000
DM74LS174 • DM74LS175 Hex/Q...
Description
DM74LS174 DM74LS175 Hex/Quad D-Type Flip-Flops with Clear
August 1992 Revised April 2000
DM74LS174 DM74LS175 Hex/Quad D-Type Flip-Flops with Clear
General Description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (175) versions feature complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.
Features
s DM74LS174 contains six flip-flops with single-rail outputs s DM74LS175 contains four flip-flops with double-rail outputs s Buffered clock and direct clear inputs s Individual data input to each flip-flop s Applications include: Buffer/storage registers Shift registers Pattern generators s Typical clock frequency 40 MHz s Typical power dissipation per flip-flop 14 mW
Ordering Code:
Order Number DM74LS174M DM74LS174SJ DM74LS174N DM74LS175M DM74LS175SJ DM74LS175N Package Number M16A M16D N16E M16A M16D N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-...
Similar Datasheet