DatasheetsPDF.com

PLL601-01

PhaseLink

Low Phase Noise PLL Clock Multiplier


Description
m o .c U 4 t e FEATURES e h Full swing CMOS S outputs with 25 mA drive capability a at TTL levels. t 10-27MHz fundamental crystal or Reference a clock. .D crystal load capacitor: no external Integrated w load capacitor required. w Output clocks up to 160MHz at 3.3V. w Low phase noise. Output Enable function tri-state outputs. Low jitter: L...



PhaseLink

PLL601-01

File Download Download PLL601-01 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)