DatasheetsPDF.com

PLL650-02

PhaseLink

Low EMI Network LAN Clock


Description
m o .c U 4 t e FEATURES e h Full CMOS output swing with 40-mA output drive S output capability. 25-mA drive at TTL level. a t Advanced, low power, sub-micron CMOS processes. a 25MHz .D fundamental crystal or clock input. 4 outputs at 50MHz, 2 outputs selectable at 25MHz or w 125MHz, 1 output selectable at 25MHz or 100MHz. w SDRAM selectable frequenci...



PhaseLink

PLL650-02

File Download Download PLL650-02 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)