DatasheetsPDF.com

PM5313 Dataheets PDF



Part Number PM5313
Manufacturers PMC-Sierra
Logo PMC-Sierra
Description SONET/SDH PAYLOAD EXTRACTOR/ALIGNER
Datasheet PM5313 DatasheetPM5313 Datasheet (PDF)

PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S DATA SHEET PROPRIETARY AND CONFIDENTIAL PRODUCTION ISSUE 6: SEPTEMBER 2000 PMC-Sierra, Inc. 105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000 PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S Is.

  PM5313   PM5313


Document
PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S DATA SHEET PROPRIETARY AND CONFIDENTIAL PRODUCTION ISSUE 6: SEPTEMBER 2000 PMC-Sierra, Inc. 105 - 8555 Baxter Place Burnaby, BC Canada V5A 4V7 604 .415.6000 PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S Issue No. Issue 6 Issue Date Sept 2000 Details of Change • • • • • • Remove support of in-band G1 reporting on DROP bus Improve RAD Timing diagram (Fig 60) Pointer justification not generated in PAIS on DROP bus Specify that the jitter tolerance is according to the 1995 Bellcore spec. Remove the K1 and K2 bytes from the RAD. Specify that a RESET_PATH command will also clear the performing monitor counters of the section/line TSBs.Update AC and DC Characeristic sections according to its final report.. V1 pulse is always outputted on the DROP bus when the RTAL FIFO is bypassed Add the RESET sequence to enable the TX line interface and the OUTDATA bit in the CRSI. Specify TFPO timing in serial mode CRU and CSU will track REFCLK while in ROOL Describe RX and TX bypass mode limitations SDLE and RBYP mode can not be set at the same time. Fix number of bits before a DOOL is declared from 80 to 96. Bit 7 of register 0090H is now X vs 0. Write to the PMON counter registers will also trigger a count transfer. SS bits are always 00 when the DPGM is in autonomous mode. Add WANS programming section Update the RAD and TFPI timing diagrams. Update rev of CRU, GPGM and TTOC. Update the methodology Tools table. Added STM1-CONCAT register bits in RPPS and TPPS configuration. Extend the timing for output pins RSUC, RSOW, ROH and TDO. • • • • • • • • • • • • • • • • Issue 5 May 2000 PROPRIETARY AND CONFIDENTIAL i PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S • • • • • • • • • • • • • • • • • • • • • Issue 4 Remove support for the tandem connection Removed RESBYP and TESBYPASS register bits in RPPS and TPPS configuration. Bypass is no longer programmable per slice but for all RPPS or TPPS slices via the RESBYP and TESBYP bits found in DROP and ADD BUS configuration registers. Fix RASE filtering spec to 8 frames Correct DLL, APGM and DPGM register bits description Describe use of ATSI bit in APGM autonomous mode. Remove support of 12c when both autonomous mode and DTMODE are use. Specify that FOOF affect only one frame Add TSTAD DC spec. Add power supply filtering and PECL I/O diagrams Revise RPOH timing diagrams Add BYPASS Rx and TX mode description and limitation. No support for TUAIS, tx dual mode and pointer generation by STALs. Specify that activity on the AC1J1V1, ADP and APL pins can not be detected if ADP is tied high or low. Revised RPPS alarm bit names, register 0n1C Revised National bit description in the TTOC register 00C1 Revised signal mapping in register 0009 SPECTRA 622 Section Alarm Control #2 Added pin description of the Transmit Ring Control Port Fixed polarity for bit 7, register 0102 Added TPIP is held in reset in DS3 mode only Revised TPAIS and DPAIS frame slots to correctly correspond to slice order Clarified precedence of TOH Overhead port over TSOW, TSUC, and TLOW Removed some DLL registers PROPRIETARY AND CONFIDENTIAL ii PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S Issue 3 July 1999 Issue 2 April 1999 Issue 1 Sep 1998 ADD DLL does not exist Clarified description of SSTB/SPTB write trigger register • Revised TTOH, TTOHEN set-up time • Clarified SENB bit description in register 0030 • Clarified bit DC1 description in register 00B4 • Clarified APGM/DPGM register information • Clarified register 1102 description • BIP calculation not supported by TPIP • Added REFCLK required when generating DS3ROCLK internally • Added pin description for FPIN and TPL • Revised RASE description and register definitions • Revised bit 6 Path Reset description, register 0000 • Clarified Protection Switch Byte Failures detection description • Added updates based on preps • Remove STS-6c/9c support • Fix register bits definitions • Fix Tx Ring Control Port definiton • Remove B3 verification from ADD bus • Revised Recommended BERM settings • Added FPPOS bit in register 0003 • Added Register 0016 • Added SCPII bit in register 000B • Uncovered EXT bit in register 1151 • Added pin number • Added boundary scan chain information • Removed DS-3 framers • Block diagram updated • TTOC and RTOC registers added • Swapped RASE and SSTB register blocks Document created • • PROPRIETARY AND CONFIDENTIAL iii PRODUCTION DATASHEET PMC-1981162 ISSUE 6 PMC-Sierra, Inc. PM5313 SPECTRA-622 SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S CONTENTS 1 FEATURES .......


PM5315 PM5313 PM5312


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)