DDR2 Configurable Registered Buffer
SLGSSTU32864E
DDR2 Configurable Registered Buffer
Features: • Compatible with JEDEC standard SSTU32864 • Differential C...
Description
SLGSSTU32864E
DDR2 Configurable Registered Buffer
Features: Compatible with JEDEC standard SSTU32864 Differential Clock inputs SSTL_18 Clock and data input signaling Output circuitry minimizes effects of SSO and unterminated lines LVCMOS input levels on control and RESET pins 1.7V-1.9V Supply voltage range. Max Clock frequency > 300MHz General Description The SLGSSTU32864 is a configurable registered buffer designed for 1.7V to 1.9V VDD operating range. When C1 input pin is low, the SLGSSTU32864 is 1:1 25-bit configuration. When C1 input pin is high, the SLGSSTU32864 is 1:2 14-bit configuration. Additionally, C0 input pin controls the 1:2 pinout as register-A configuration (if low) , and register-B configuration (if high). The C0,C1, and RESET pins are LVCMOS input levels.The C0,C1 input pins are not intended to be switched dynamically during normal operation. They should be tied to logic high or low levels to configure the register. Data propagation from D to Q is controlled by the differential clock (CLK/CLK) and a control signals. The rising edge of CLK (crossing with CLK falling) is used to register the Data. All inputs are SSTL_18 except C0,C1, and RESET pins. The SLGSSTU32864 supports low-power standby operation. Setting RESET pin to a logic “low” disables (CLK/CLK) receivers, and allows floating inputs to all other receivers as well (D, VREF , CLK/CLK). Additionally, all internal registers are reset, and outputs (Q) are set “low”. RESET input pin must al...
Similar Datasheet