DatasheetsPDF.com

SY89825U

Micrel Semiconductor

HIGH-PERFORMANCE / LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR

Micrel, Inc. 2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER Precision Edge® Precision ESdY8g9e8®25U...


Micrel Semiconductor

SY89825U

File Download Download SY89825U Datasheet


Description
Micrel, Inc. 2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER Precision Edge® Precision ESdY8g9e8®25U & TRANSLATOR w/ INTERNAL TERMINATION SY89825U FEATURES s LVPECL or LVDS input to 22 LVPECL outputs s 100K ECL compatible outputs s LVDS input includes 100Ω termination s Guaranteed AC parameters over voltage: > 2GHz fMAX (toggle) < 35ps max. ch-ch skew s Low voltage operation: 2.5V, 3.3V s Temperature range: –40°C to +85°C s Output enable pin s Available in a 64-Pin EPAD-TQFP APPLICATIONS s High-performance PCs s Workstations s Parallel processor-based systems s Other high-performance computing s Communications Precision Edge® DESCRIPTION The SY89825U is a High Performance Bus Clock Driver with 22 differential LVPECL output pairs. This part is designed for use in low voltage (2.5V, 3.3V) applications which require a large number of outputs to drive precisely aligned, ultra low skew signals to their destination. The input is multiplexed from either LVDS or LVPECL by the CLK_SEL pin. The LVDS input includes a 100Ω internal termination, thus eliminating the need for external termination. The Output Enable (OE) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This eliminates any chance of generating a runt clock pulse when the device is enabled/ disabled as can happen with an asynchronous control. The SY89825U features low pin-to-pin skew (35ps max.) —performance previously unachievable in a standa...




Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)