4 Bank x 1 M x 16 Bit Synchronous DRAM
Preliminary HY5W6B6DLF(P)-xE 4Banks x1M x 16bits Synchronous DRAM Document Title
4Bank x 1M x 16bits Synchronous DRAM
R...
Description
Preliminary HY5W6B6DLF(P)-xE 4Banks x1M x 16bits Synchronous DRAM Document Title
4Bank x 1M x 16bits Synchronous DRAM
Revision History
Revision No. 0.1 History Initial Draft Draft Date February 2004 Remark Preliminary
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.1 / Feb. 2004 1
Preliminary HY5W6B6DLF(P)-xE 4Banks x1M x 16bits Synchronous DRAM
DESCRIPTION
The Hynix Low Power SDRAM is suited for non-PC application which use the batteries such as PDAs, 2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld PCs. The Hynix HY5W6B6DLF(P) is a 67,108,864bit CMOS Synchronous Dynamic Random Access Memory. It is organized as 4banks of 1,048,576x16. The Low Power SDRAM provides for programmable options including CAS latency of 1, 2 or 3, READ or WRITE burst length of 1, 2, 4, 8, or full page, and the burst count sequence(sequential or interleave). And the Low Power SDRAM also provides for special programmable options including Partial Array Self Refresh of a quarter bank, a half bank, 1bank, 2banks, or all banks. The Hynix HY5W6B6DLF(P) has the special Low Power function of Auto TCSR(Temperature Compensated Self Refresh) to reduce self refresh current consumption. Since an internal temperature sensor is implanted, it enables to automatically adjust refresh rate according to temperature ...
Similar Datasheet