DatasheetsPDF.com

NC7WP02

Fairchild

ULP Dual 2-Input NOR Gate

NC7WP02 TinyLogic ULP Dual 2-Input NOR Gate October 2003 Revised January 2005 NC7WP02 TinyLogic ULP Dual 2-Input NOR...


Fairchild

NC7WP02

File Download Download NC7WP02 Datasheet


Description
NC7WP02 TinyLogic ULP Dual 2-Input NOR Gate October 2003 Revised January 2005 NC7WP02 TinyLogic ULP Dual 2-Input NOR Gate General Description The NC7WP02 is a dual 2-Input NOR Gate from Fairchild’s Ultra Low Power (ULP) series of TinyLogic. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the VCC operating range of 0.9V to 3.6V VCC. The internal circuit is composed of a minimum of inverter stages, including the output buffer, to enable ultra low static and dynamic power. The NC7WP02 is designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining extremely low CMOS power dissipation. Features s Space saving US8 package s Ultra small MicroPak Pb-Free package s 0.9V to 3.6V VCC supply operation s 3.6V overvoltage tolerant I/O’s at VCC from 0.9V to 3.6V s tPD 3 ns typ for 3.0V to 3.6V VCC 4 ns typ for 2.3V to 2.7V VCC 5 ns typ for 1.65V to 1.95V VCC 6 ns typ for 1.40V to 1.60V VCC 9 ns typ for 1.10V to 1.30V VCC 24 ns typ for 0.90V VCC s Power-Off high impedance inputs and outputs s Static Drive (IOH/IOL) ±2.6 mA @ 3.00V VCC ±2.1 mA @ 2.30V VCC ±1.5 mA @ 1.65V VCC ±1.0 mA @ 1.40V VCC ±0.5 mA @ 1.10V VCC ±20 µA @ 0.9V VCC s Low noise switching using design techniques of Quiet Series noise/EMI reduction circuitry s Ultra low dynamic power Ordering Code: Product Order Number Package Code Package Description Supplied As N...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)