DatasheetsPDF.com

MAX9486

Maxim

8kHz Reference Clock Synthesizer

19-3345; Rev 0; 8/04 KIT ATION EVALU E L B AVAILA 8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz ...


Maxim

MAX9486

File Download Download MAX9486 Datasheet


Description
19-3345; Rev 0; 8/04 KIT ATION EVALU E L B AVAILA 8kHz Reference Clock Synthesizer with Multiple Outputs at 35.328MHz General Description Features ♦ 8kHz Input Reference CLK ♦ High-Jitter Rejection on the Reference CLK ♦ Synthesizer Locks to the 8kHz Reference with a ±200ppm Range ♦ Output Frequency: 35.328MHz ♦ Six Buffered LVTTL Low-Jitter Outputs ♦ One 8kHz Reference CLK Relay Output ♦ +3.3V Supply Operation ♦ 24-Pin TSSOP Package MAX9486 The MAX9486 low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz. The clock synthesizer can be used to generate the clocks for T1, E1, T3, E3, and xDSL. The MAX9486 has two phase-lock loops (PLLs). The first PLL uses a voltage-controlled crystal oscillator (VCXO). The second PLL is a frequency multiplier. With the two PLLs, the MAX9486 generates the output frequency at 35.328MHz. In addition, this device generates a jitter-suppressed 8kHz output that provides a better source for the reference clock relay. The MAX9486 is available in a 24-pin TSSOP package and operates over the extended operating temperature range of -40°C to +85°C and a single +3V to +3.6V power-supply range. Applications Telecom Equipment Using T1, E1, T3, E3, and ISDN Protocols xDSL Equipment in CO with Interface to the Telecom Protocols PART MAX9486EUG Ordering Information TEMP RANGE -40°C to +85°C PIN-PACKAGE 24 TSSOP Pin Configuration TOP VIEW SHDN 1 REO 2 REIN 3 VDDP 4 GNDP 5 X1...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)