Low Voltage Quad 2-Input AND Gate
74LVQ08 Low Voltage Quad 2-Input AND Gate
April 1998
74LVQ08 Low Voltage Quad 2-Input AND Gate
General Description
The...
Description
74LVQ08 Low Voltage Quad 2-Input AND Gate
April 1998
74LVQ08 Low Voltage Quad 2-Input AND Gate
General Description
The LVQ08 contains four, 2-input AND gates.
Features
n Ideal for low power/low noise 3.3V applications n Guaranteed simultaneous switching noise level and dynamic threshold performance n Guaranteed pin-to-pin skew AC performance n Guaranteed incident wave switching into 75Ω
Ordering Code:
Order Number 74LVQ08SC 74LVQ08SJ Package Number M14A M14D Package Description 14-Lead (0.150" Wide) Molded Small Outline Package, SOIC JEDEC 14-Lead Molded Small Outline Package, SOIC EIAJ
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Assignment for SOIC JEDEC and EIAJ
DS011344-1 DS011344-2
Pin Descriptions
Pin Names An, Bn On Description Inputs Outputs
© 1998 Fairchild Semiconductor Corporation
DS011344
www.fairchildsemi.com
Absolute Maximum Ratings (Note 1)
Supply Voltage (VCC) DC Input Diode Current (IIK) VI = −0.5V VI = VCC + 0.5V DC Input Voltage (VI) DC Output Diode Current (IOK) VO = −0.5V VO = VCC + 0.5V DC Output Voltage (VO) DC Output Source or Sink Current (IO) DC VCC or Ground Current (ICC or IGND) Storage Temperature (TSTG) DC Latch-Up Source or Sink Current −0.5V to +7.0V −20 mA +20 mA −0.5V to VCC + 0.5V −20 mA +20 mA −0.5V to VCC + 0.5V
Recommended Operating Conditions (Note 2)
Supply Voltage (VCC) Input Voltage (VI) Output Voltage (VO) Operating...
Similar Datasheet