32-bit edge-triggered D-type flip-flop
INTEGRATED CIRCUITS
DATA SHEET
74LVCH32374A 32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3...
Description
INTEGRATED CIRCUITS
DATA SHEET
74LVCH32374A 32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
Product specification File under Integrated Circuits, IC24 1999 Nov 24
Philips Semiconductors
Product specification
32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V CMOS low power consumption MULTIBYTE™ flow-trough standard pin-out architecture Low inductance multiple power and ground pins for minimum noise and ground bounce Direct interface with TTL levels Bus hold on data inputs Typical output ground bounce voltage: VOLP < 0.8 V at VCC = 3.3 V and Tamb = 25 °C Typical output undershoot voltage: VOHV > 2 V at VCC = 3.3 V and Tamb = 25 °C Power off disables outputs, permitting live insertion Packaged in plastic fine-pitch ball grid array package. DESCRIPTION
74LVCH32374A
The 74LVCH32374A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, the outputs can handle 5 V. These features allow the use of these devices in a mixed 3.3 or 5 V environment. The 74LVCH32374A is a 32-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. The 74LVCH32374A consists of 4 sections ...
Similar Datasheet