DatasheetsPDF.com

IDT23S05

Integrated Device

3.3V ZERO DELAY CLOCK BUFFER

IDT23S05 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CL...


Integrated Device

IDT23S05

File Download Download IDT23S05 Datasheet


Description
IDT23S05 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs Zero Input-Output Delay Output Skew < 250ps Low jitter <200 ps cycle-to-cycle IDT23S05-1 for Standard Drive IDT23S05-1H for High Drive No external RC network required Operates at 3.3V VDD Power down mode Spread spectrum compatible Available in SOIC package IDT23S05 DESCRIPTION: The IDT23S05 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The IDT23S05 is an 8-pin version of the IDT23S09. IDT23S05 accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates up to 133MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT23S05 enters power down. In this mode, the device will draw less than 12µA for Commercial Temperature range and less than 25µA for Industrial temperature range, the outputs are tri-stated, and the PLL is not running,...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)