DatasheetsPDF.com

TC74VHC138FN

Toshiba

3-TO-8 LINE DECODOR

TC74VHC138F/FN/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC138F,TC74VHC138FN,TC74VHC138FT,TC...


Toshiba

TC74VHC138FN

File Download Download TC74VHC138FN Datasheet


Description
TC74VHC138F/FN/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC138F,TC74VHC138FN,TC74VHC138FT,TC74VHC138FK 3-to-8 Line Decoder The TC74VHC138 is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs ( Y0 - Y7 ) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and all outputs go high. G1, G2A , and G2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Features High speed: tpd = 5.7 ns (typ.) at VCC = 5 V Low power dissipation: ICC = 4 μA (max) at Ta = 25°C High noise immunity: VNIH = VNIL = 28% VCC (min) Power down protection is provided on all inputs. Balanced propagation delays: tpLH ∼− tpHL Wide operating voltage range: VCC (opr) = 2 V to 5.5 V Pin and function compatible with 74ALS138 Note: xxxFN (JEDEC SOP) is not available in Japan. TC74VHC138F TC74VHC1...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)