DatasheetsPDF.com
74LS153
Dual 4-Line to 1-Line Data Selectors/Multiplexers
Description
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° Hitachi Code JEDEC EIAJ Weight (reference value) + 0.13 DP-16 Conforms Conforms 1.07 g Unit: mm 10.06 10.5 Max 16 9 5.5 1 *0.22 ± 0.05 0.20 ± 0.04 8 0.80 Max 2.20 Max 0.20 7.80 + – 0.30 1.15 0° – 8° 0.70 ±...
Hitachi Semiconductor
Download 74LS153 Datasheet
Similar Datasheet
74LS10
TRIPLE 3-INPUT NAND GATE
- ON Semiconductor
74LS10
Triple 3-Input NAND Gate
- Fairchild Semiconductor
74LS107
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
- ETC
74LS109
Dual J-K Flip-Flop
- Agere Systems
74LS109A
LOW POWER SCHOTTKY
- ON Semiconductor
74LS109A
Dual J-K Positive-Edge-Triggered Flip-Flops
- Texas Instruments
74LS11
Triple 3-Input AND Gate
- Fairchild Semiconductor
74LS112
Dual J-K Negative-edge-triggered Flip-Flops
- Hitachi Semiconductor
74LS112A
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
- Motorola
74LS112A
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
- Fairchild Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)