DatasheetsPDF.com

74LS126

Part Number	74LS126
Manufacturer	Hitachi Semiconductor
Description	Quadruple Bus Buffer Gates
Features	Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0...
Published	Apr 23, 2005
Datasheet	74LS126 PDF File

Features

Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 – 0.05 0° – 15° + 0.10 Hitachi Code JEDEC EIAJ Weight (reference value) DP-14 Conforms Conforms 0.97 g Unit: mm 10.0...

Similar Datasheet

74LS10 TRIPLE 3-INPUT NAND GATE - ON Semiconductor
74LS10 Triple 3-Input NAND Gate - Fairchild Semiconductor
74LS107 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops - ETC
74LS109 Dual J-K Flip-Flop - Agere Systems
74LS109A LOW POWER SCHOTTKY - ON Semiconductor
74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops - Texas Instruments
74LS11 Triple 3-Input AND Gate - Fairchild Semiconductor
74LS112 Dual J-K Negative-edge-triggered Flip-Flops - Hitachi Semiconductor
74LS112A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP - Motorola
74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop - Fairchild Semiconductor

INDEX :5 7 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)