DatasheetsPDF.com

PCK2010

NXP

CK98 100/133MHz Spread Spectrum System Clock Generator

INTEGRATED CIRCUITS PCK2010 CK98 (100/133MHz) Spread Spectrum System Clock Generator Preliminary specification 1999 Mar...


NXP

PCK2010

File Download Download PCK2010 Datasheet


Description
INTEGRATED CIRCUITS PCK2010 CK98 (100/133MHz) Spread Spectrum System Clock Generator Preliminary specification 1999 Mar 01 Philips Semiconductors Philips Semiconductors Preliminary specification CK98 (100/133MHz) Spread Spectrum System Clock Generator PCK2010 FEATURES Mixed 2.5V and 3.3V operation Four CPU clocks at 2.5V Eight PCI clocks at 3.3V, one free-running (synchronous with CPU clocks) PIN CONFIGURATION VSS REF0 REF1 VDD3V XTAL_IN XTAL_OUT VSS PCICLK_F PCICLK1 VDD3V PCICLK2 PCICLK3 VSS PCICLK4 PCICLK5 VDD3V PCICLK6 PCICLK7 VSS VSS 3V66_0 3V66_1 VDD3V VSS 3V66_2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 VDD25V APIC2 APIC1 APIC0 VSS VDD25V CPUDIV2_1 CPUDIV2_0 VSS VDD25V CPUCLK3 CPUCLK2 VSS VDD25V CPUCLK1 CPUCLK0 VSS VDD3V VSS PCISTOP CPUSTOP PWRDWN SPREAD SEL1 SEL0 VDD3V 48MHz VSS Four 3.3V fixed clocks @ 66MHz Two 2.5V CPUDIV2 clocks @ ½ CPU clock frequency Three 2.5V IOAPIC clocks @ 16.67 MHz One 3.3V 48MHz USB clock Two 3.3V reference clocks @ 14.318 MHz Reference 14.31818 MHz Xtal oscillator input 133 MHz or 100 MHz operation Power management control input pins LOW CPU clock jitter ≤ 250 ps cycle-cycle LOW skew outputs 0.0ns – 1.5ns CPU - 3V66 delay 1.5ns – 4.0ns 3V66 - PCI delay 1.5ns – 4.0 ns CPU - IOAPIC delay Available in 56-pin SSOP package ±0.5% center spread spectrum capability via select pins; –0.5%...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)