DatasheetsPDF.com

SK100E142 Dataheets PDF



Part Number SK100E142
Manufacturers Semtech Corporation
Logo Semtech Corporation
Description 9-Bit Shift Register
Datasheet SK100E142 DatasheetSK100E142 Datasheet (PDF)

SK10/100E142 9-Bit Shift Register HIGH-PER.ORMANCE PRODUCTS Description The SK10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 – D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left untermina.

  SK100E142   SK100E142


Document
SK10/100E142 9-Bit Shift Register HIGH-PER.ORMANCE PRODUCTS Description The SK10E/100E142 is a 9-bit shift register, designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out, shifting in one direction. The nine inputs D0 – D8 accept parallel input data, while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power, any Q output not used should be left unterminated. The SEL (Select) input pin is used to switch between the two modes of operation – SHIFT and LOAD. The shift direction is from bit 0 to bit 8. Input data is accepted by the registers at set-up time before the posiitive going edge of CLK1 or CLK2. Shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero. .eatures • • • • • • • • • • 700 MHz Minimum Shift Frequency 9-Bit for Byte-Parity Applications Asynchronous Master Reset Dual Clocks Extended 100E VEE Range of –4.2 to –5.5V 75KΩ Internal Input Pulldown Resistors Fully Compatible with MC10E142 and MC100E142 Specified over Industrial Temperature Range: –40oC to 85oC ESD Protection of >4000V Available in 28-pin PLCC Package PIN Description Pin Names Pin .unction Parallel Data Inputs Serial Data Input Mode Select Input Clock Inputs Master Reset Data Outputs .unctional Block Diagram S-IN 1 D0 0 D Q Q0 D0 - D8 S-IN SEL CLK1, CLK2 MR Q0 - Q8 1 D1 0 D Q Q1 Pinout VCC0 20 SEL 1 D2 0 D Q Q2 25 MR CLK1 CLK2 VEE S-IN D0 D1 26 27 28 24 23 22 21 Q8 19 18 17 16 Q7 Q6 VCC Q5 VCC0 Q4 Q3 15 14 13 12 11 D8 D7 D6 8 1 D3 0 D Q Q3 28 Lead PLCC 1 (Top View) 2 3 4 5 6 7 9 10 VCC0 1 D8 0 D2 D3 D4 Q0 Q1 SEL CLK1 CLK2 MR .unctions SEL L H Mode Load Shift Q2 D Q Q8 D5 Revision 1/.ebruary 14, 2001 1 www.semtech.com SK10/100E142 HIGH-PER.ORMANCE PRODUCTS Package Information Y BRK –N– A Z D 0.007 (0.180) M T L – M 0.007 (0.180) M S S NS NS R T L–M PIN Descriptions –L– –M– C + + E G 0.004 (0.100) –T– SEATING PLANE VIEW S W D J G1 0.010 (0.250) S T L – M S N S V 28 1 B 0.007 (0.180) U M T L - M M S N S H N S 0.007(0.180) M T L – M S N S 0.007 (0.180) + T L - M S Z K1 K + X G1 0.010 (0.250) S T L - M S F N S 0.007 (0.180) M T L – M S N S View S NOTES: 1. Datums -L-, -M-, and -N- determined where top of lead shoulder exits plastic body at mold parting line. 2. DIM G1, true position to be measured at Datum -T-, Seating Plane. 3. DIM R and U do not include mold flash. Allowable mold flash is 0.010 (0.250) per side. 4. Dimensioning and tolerancing per ANSI Y14.5M, 1982. 5. Controlling Dimension: Inch. 6. The package top may be smaller than the package bottom by up to 0.012 (0.300). Dimensions R and U are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body. 7. Dimension H does not include Dambar protrusion or intrusion. The Dambar protrusion(s) shall not cause the H dimension to be greater than 0.037 (0.940). The Dambar intrusion(s) shall not cause the H dimension to be smaller than 0.025 (0.635). INCHES DIM A B C E . G H J K R U V W X Y Z G1 K1 MIN 0.485 0.485 0.165 0.090 0.013 MAX 0.495 0.495 0.180 0.110 0.019 MILLIMETERS MIN 12.32 12.32 4.20 2.29 0.33 MAX 12.57 12.57 4.57 2.79 0.48 0.050 BSC 0.026 0.020 0.025 0.450 0.450 0.042 0.042 0.042 -2o 0.410 0.040 0.032 --0.456 0.456 0.048 0.048 0.056 0.020 10o 0.430 -- 1.27 BSC 0.66 0.51 0.64 11.43 11.43 1.07 1.07 1.07 -2o 10.42 1.02 0.81 --11.58 11.58 1.21 1.21 1.42 0.50 10o 10.92 -- Revision 1/.ebruary 14, 2001 2 www.semtech.com SK10/100E142 HIGH-PER.ORMANCE PRODUCTS DC Characteristics SK10/100E142 DC Electrical Characteristics (Notes 1, 2) VCC – VEE = 4.2V to 5.5V; VOUT Loaded 50Ω to VCC – 2.0V) TA = –40oC TA = 0oC TA = +25oC TA = +85oC Symbol IIH IEE Characteristic Input HIGH Current Power Supply Current 10E 100E Min Max 150 Min Max 150 Min Max 150 Min Max 150 Unit µA mA mA 67 69 108 112 70 74 112 120 71 78 114 125 74 86 119 138 AC Characteristics SK10/100E142 AC Electrical Characteristics VCC – VEE = 4.2V to 5.5V; VOUT Loaded 50Ω to VCC – 2.0V) TA = –40oC S y mb o l f SHI . T Ch a r a c t e r i s t i c Max. Shi f t .requency Propagati on Del ay to Out put CLK MR S e t u p T i me D SEL H o l d T i me D SEL R e s e t R e c ov e r y T i m e Mi n i mu m P u l s e Wi d t h C L K , MR W i t h i n D e v i c e S ke w 3 Ri se/.al l Ti mes ( 20% - 80%) 255 Mi n 700 Typ 900 Ma x Mi n 700 TA = 0oC Typ 900 Ma x TA = +25oC Mi n 700 Typ 900 Ma x TA = +85oC Mi n 700 Typ 900 Ma x Un i t MH z t PLH t PHL ts 788 831 50 300 300 75 900 400 50 1053 989 795 836 50 300 300 75 900 400 50 1043 994 800 840 50 300 300 75 900 400 50 1037 987 813 851 50 300 300 75 900 400 50 1023 976 ps ps ps tH t RR t PW t SKEW tr tf ps.


SK100E131 SK100E142 SK100E151


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)