SRAM
IS61NF25632 IS61NF25636 IS61NF51218 IS61NLF25632 IS61NLF25636 IS61NLF51218
256K x 32, 256K x 36 and 512K x 18 FLOW-THROU...
Description
IS61NF25632 IS61NF25636 IS61NF51218 IS61NLF25632 IS61NLF25636 IS61NLF51218
256K x 32, 256K x 36 and 512K x 18 FLOW-THROUGH 'NO WAIT' STATE BUS SRAM
ISSI
®
PRELIMINARY INFORMATION APRIL 2001
FEATURES
100 percent bus utilization No wait cycles between Read and Write Internal self-timed write cycle Individual Byte Write Control Single R/W (Read/Write) control pin Clock controlled, registered address, data and control Interleaved or linear burst sequence control using MODE input Three chip enables for simple depth expansion and address pipelining for TQFP Power Down mode Common data inputs and data outputs CKE pin to enable clock and suspend operation JEDEC 100-pin TQFP, 119 PBGA package Single +3.3V power supply (± 5%) NF Version: 3.3V I/O Supply Voltage NLF Version: 2.5V I/O Supply Voltage Industrial temperature available
DESCRIPTION
The 8 Meg 'NF' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for network and communications customers. They are organized as 262,144 words by 32 bits, 262,144 words by 36 bits and 524,288 words by 18 bits, fabricated with ISSI's advanced CMOS technology. Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. Al...
Similar Datasheet
- IS61NF51218 SRAM - Integrated Silicon Solution Inc