DatasheetsPDF.com

74ALVCF322835 Dataheets PDF



Part Number 74ALVCF322835
Manufacturers Fairchild Semiconductor
Logo Fairchild Semiconductor
Description Low Voltage 36-Bit Universal Bus Driver
Datasheet 74ALVCF322835 Datasheet74ALVCF322835 Datasheet (PDF)

74ALVCF322835 Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs May 2002 Revised May 2002 74ALVCF322835 Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs General Description The 74ALVCF322835 low voltage 36-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow is controlled by output-enable (OE), latch.

  74ALVCF322835   74ALVCF322835



Document
74ALVCF322835 Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs May 2002 Revised May 2002 74ALVCF322835 Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs General Description The 74ALVCF322835 low voltage 36-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow is controlled by output-enable (OE), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (In) to Outputs (On) on a Positive Edge Transition of the Clock. When OE is LOW, the output data is enabled. When OE is HIGH the output port is in a high impedance state. The 74ALVCF322835 is designed with 26Ω series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters. The 74ALVCF322835 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O capability up to 3.6V. The 74ALVCF322835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation. Features s Compatible with PC133 DIMM module specifications s 1.65V to 3.6V VCC specifications provided s 3.6V tolerant outputs s 26Ω series resistors in outputs s tPD (CLK to O n) 3.7 ns max for 3.0V to 3.6V VCC 4.6 ns max for 2.3V to 2.7V VCC 7.4 ns max for 1.65V to 1.95V VCC s Power-down high impedance outputs s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model >200V Ordering Code: Order Number 74ALVCF322835G (Note 1) (Note 2) Package Number BGA114A Package Description 114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Note 1: Ordering Code “G” indicates Trays. Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. © 2002 Fairchild Semiconductor Corporation DS500741 www.fairchildsemi.com 74ALVCF322835 Connection Diagram FBGA Pin Assignments 1 A B C D E F G H J K L M N P R T U V 1O2 1O4 1O6 1O8 1O10 1I12 1O14 1O15 1O17 NC 2O2 2O4 2O6 2O8 2O10 2O12 2O14 2O15 2O17 2 1O1 1O3 1O5 1O7 1O9 1O11 1O13 1O16 1O18 NC 2O1 2O3 2O5 2O7 2O9 2O11 2O13 2O16 2O18 3 NC NC GND VCC GND GND VCC GND OE1 LE1 NC GND VCC GND GND VCC GND OE2 LE2 4 NC GND GND VCC GND GND VCC GND CLK1 GND GND GND VCC GND GND VCC GND CLK2 GND 5 1I1 1I3 1I5 1I7 1I9 1I11 1I13 1I16 1I18 NC 2I1 2I3 2I5 2O7 2I9 2I11 2I13 2I16 2I18 6 1I2 1I4 1I6 1I8 1I10 1I12 1I14 1I15 1I17 NC 2I2 2I4 2I6 2I8 2I10 2I12 2I14 2I15 2I17 (Top Thru View) W Pin Descriptions Pin Names OEn LEn CLKn 1I1 - 1I18 2I1 - 2I18 1O1 - 1O18 2O1 - 2O18 Description Output Enable Input (Active LOW) Latch Enable Input Clock Input Data Inputs Data Inputs 3-STATE Outputs 3-STATE Outputs Truth Table Inputs OEn H L L L L L L LEn X H H L L L L CLKn X X X In X L H L H X X Outputs On Z L H L H O0 (Note 3) O0 (Note 4) ↑ ↑ H L H = Logic HIGH L = Logic LOW X = Don’t Care, but not floating Z = High Impedance ↑ = LOW-to-HIGH Clock Transition Note 3: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW. Note 4: Output level before the indicated steady-state input conditions were established. www.fairchildsemi.com 2 74ALVCF322835 Logic Diagram 3 www.fairchildsemi.com 74ALVCF322835 Absolute Maximum Ratings(Note 5) Supply Voltage (VCC) DC Input Voltage (VI) Output Voltage (VO) (Note 6) DC Input Diode Current (IIK) VI < 0V DC Output Diode Current (IOK) VO < 0V DC Output Source/Sink Current (IOH/IOL) DC VCC or GND Current per Supply Pin (I CC or GND) Storage Temperature Range (TSTG) −0.5V to +4.6V −0.5V to 4.6V −0.5V to VCC +0.5V −50 mA −50 mA ±50 mA ±100 mA −65°C to +150°C Recommended Operating Conditions (Note 7) Power Supply Operating Input Voltage Output Voltage (VO) Free Air Operating Temperature (TA) Minimum Input Edge Rate (∆t/∆V) VIN = 0.8V to 2.0V, VCC = 3.0V 10 ns/V Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Note 6: IO Absolute Maximum Rating must be observed. Note 7: Floating or unused control inputs must be held HIGH or LOW. 1.65V to 3.6V 0V to VCC 0V to VCC −40°C to +85°C DC Electrical Characteristics Symbol VIH Parameter HIGH Level Input Voltage Conditions VCC (V) 1.65 - 1.95 2.3 - 2.7 2.7 - 3.6 VIL LOW Level Input Voltage 1.65 - 1.95 2.3 - 2.7 2.7 - 3.6 VOH HIGH Level Output Voltage IOH = −100 µA IOH = −2 mA IOH = −4 mA IOH = −6 mA IOH = −8 mA IOH.


74ALVCF162835 74ALVCF322835 74ALVCH162240


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)