DatasheetsPDF.com

DM74LS112A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

Description

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent negative-edge-triggered J-K flip-flops with ...

Fairchild Semiconductor

Download DM74LS112A Datasheet

Similar Datasheet

DM74LS11 Triple 3-Input AND Gate - Fairchild Semiconductor
DM74LS11 Triple 3-Input AND Gates - National Semiconductor
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop - Fairchild Semiconductor
DM74LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS - National Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)