Twelve Channel CMOS Differential Line Receiver
DS89C386 Twelve Channel CMOS Differential Line Receiver
May 1995
DS89C386 Twelve Channel CMOS Differential Line Receiv...
Description
DS89C386 Twelve Channel CMOS Differential Line Receiver
May 1995
DS89C386 Twelve Channel CMOS Differential Line Receiver
General Description
The DS89C386 is a high speed twelve channel CMOS differential receiver that meets the requirements of TIA/ EIA-422-B. The DS89C386 features low power dissipation of 240 mW typical. Each TRI-STATE ® enable, EN, allows the receiver output to be active or in a Hi-impedance off state. Each enable is common to only two receivers for flexibility and multiplexing of receiver outputs. The receiver output (RO) is guaranteed to be High when the inputs are left open and unterminated. The receiver can detect signals as low and including ± 200 mV over the common mode range of ± 7V. The receiver outputs (RO) are compatible with both TTL and CMOS levels.
Features
Low power design — 240 mW typical Meets TIA/EIA-422-B (RS-422) Receiver OPEN input failsafe feature Guaranteed AC parameters: — Maximum receiver skew −4 ns — Maximum transition time −9 ns n High Output Drive Capability: ± 6 mA n Available in SSOP packaging: — Requires 30% less PCB space than 3 DS34C86TMs n n n n
Connection Diagram
48L SSOP DS89C386
Function Diagram
DS012085-2
1/6 of package
Truth Table
Enable EN L H H H
†Not terminated.
Inputs RI–RI* X ≥200 mV or OPEN† ≤ −200 mV +200 mV > and > −200 mV
Output RO Z H L X
DS012085-1
Order Number DS89C386TMEA See NS Package Number MS48A
TRI-STATE ® is a registered trademark of National Semiconductor Corporation.
© 1998 National Semi...
Similar Datasheet