DatasheetsPDF.com

DS21372

Dallas Semiconducotr

3.3V Bit Error Rate Tester BERT

DS21372 3.3V Bit Error Rate Tester (BERT) www.dalsemi.com FEATURES Generates/detects digital bit patterns for analyzing...


Dallas Semiconducotr

DS21372

File Download Download DS21372 Datasheet


Description
DS21372 3.3V Bit Error Rate Tester (BERT) www.dalsemi.com FEATURES Generates/detects digital bit patterns for analyzing, evaluating and troubleshooting digital communications systems Operates at speeds from DC to 20 MHz Programmable polynomial length and feedback taps for generation of any other pseudorandom pattern up to 32 bits in length including: 26-1, 29-1, 211-1, 215-1, 220-1, 223-1, and 232-1 Programmable user-defined pattern and length for generation of any repetitive pattern up to 32 bits in length Large 32-bit error count and bit count registers Software programmable bit error insertion Fully independent transmit and receive sections 8-bit parallel control port Detects test patterns with bit error rates up to 10-2 PIN ASSIGNMENT TDATA TDIS TCLK VSS VDD RCLK RDIS RDATA 32 31 30 29 28 27 26 25 TL AD0 AD1 TEST VSS AD2 AD3 AD4 1 2 3 4 5 6 7 8 DS21372 32-PIN TQFP 24 23 22 21 20 19 18 17 RL RLOS LC VSS VDD INT WR(R/W) ALE(AS) 9 10 11 12 13 14 15 16 ORDERING INFORMATION DS21372T DS21372TN (00 C to 700 C) (-400 C to +850 C) DESCRIPTION The DS21372 Bit Error Rate Tester (BERT) is a software programmable test pattern generator, receiver, and analyzer capable of meeting the most stringent error performance requirements of digital transmission facilities. Two categories of test pattern generation (Pseudo-random and Repetitive) conform to CCITT/ITU O.151, O.152, O.153, and O.161 standards. The DS21372 operates at clock rates ranging from DC to 20 MHz. This wide range o...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)