DatasheetsPDF.com

LV74 Dataheets PDF



Part Number LV74
Manufacturers Hitachi Semiconductor
Logo Hitachi Semiconductor
Description Dual D-type Flip Flops with Preset and Clear
Datasheet LV74 DatasheetLV74 Datasheet (PDF)

HD74LV74A Dual D–type Flip Flops with Preset and Clear ADE-205-244 (Z) 1st Edition March 1999 Description The HD74LV74A has independent data, preset, clear, and clock inputs Q and Q outputs in a 14 pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. Features • • • • • • VCC = 2.0 V to 5..

  LV74   LV74


Document
HD74LV74A Dual D–type Flip Flops with Preset and Clear ADE-205-244 (Z) 1st Edition March 1999 Description The HD74LV74A has independent data, preset, clear, and clock inputs Q and Q outputs in a 14 pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. Features • • • • • • VCC = 2.0 V to 5.5 V operation All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max.) = 5.5 V (@VCC = 0 V) Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typical VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V) HD74LV74A Function Table Inputs PRE L H L H H H CLR H L L H H H CLK X X X ↑ ↑ ↓ D X X X H L X Outputs Q H L H* H L Q0 1 Q L H H*1 L H Q0 Note: H: High level L: Low level X: Immaterial ↑: Low to high transition ↓: High to low transition Q0:The level of Q immediately before the input conditions shown in the above table are determined. 1.: Q and Q will remain HIGH as long as Preset and Clear are Low, but Q and Q are unpredictable, if Preset and Clear go HIGH simultaneously. Pin Arrangement 1CLR 1 1D 1CLK 2 3 14 VCC 13 2CLR 12 2D 11 2CLK 10 2PRE 9 2Q 8 2Q 1PRE 4 1Q 1Q 5 6 GND 7 (Top view) 2 HD74LV74A Absolute Maximum Ratings Item Supply voltage range Input voltage range* 1 1, 2 Symbol VCC VI VO Ratings –0.5 to 7.0 –0.5 to 7.0 –0.5 to VCC + 0.5 –0.5 to 7.0 Unit V V V Conditions Output voltage range* Output: H or L VCC: OFF Input clamp current Output clamp current Continuous output current Continuous current through VCC or GND Maximum power dissipation at Ta = 25°C (in still air)*3 I IK I OK IO I CC or IGND PT –20 ±50 ±25 ±50 785 500 mA mA mA mA mW VI < 0 VO < 0 or VO > VCC VO = 0 to VCC SOP TSSOP Storage temperature Tstg –65 to 150 °C Notes: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time. 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The maximum package power dissipation was calculated using a junction temperature of 150°C. 3 HD74LV74A Recommended Operating Conditions Item Supply voltage range Input voltage range Output voltage range Output current Symbol VCC VI VO I OH Min 2.0 0 0 — — — — I OL — — — — Input transition rise or fall rate ∆t /∆v 0 0 0 Operating free-air temperature Ta –40 Max 5.5 5.5 VCC –50 –2 –6 –12 50 2 6 12 200 100 20 85 °C ns/V µA mA Unit V V V µA mA VCC = 2.0 V VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V VCC = 2.0 V VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V VCC = 2.3 to 2.7 V VCC = 3.0 to 3.6 V VCC = 4.5 to 5.5 V Conditions Note: Unused or floating inputs must be held high or low. 4 HD74LV74A Logic Diagram PRE CLK C C C Q TG C C C C D TG TG TG Q C CLR C C 5 HD74LV74A DC Electrical Characteristics • Ta = –40 to 85°C Item Input voltage Symbol VIH VCC (V)* 2.0 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 VIL 2.0 2.3 to 2.7 3.0 to 3.6 4.5 to 5.5 Output voltage VOH Min to Max 2.3 3.0 4.5 VOL Min to Max 2.3 3.0 4.5 Input current Quiescent supply current Output leakage current Input capacitance IIN ICC IOFF CIN 0 to 5.5 5.5 0 3.3 Min 1.5 VCC × 0.8 VCC × 0.8 VCC × 0.8 — — — — VCC – 0.1 2.0 2.48 3.8 — — — — — — — — Typ — — — — — — — — — — — — — — — — — — — 2.0 Max — — — — 0.3 VCC × 0.2 VCC × 0.2 VCC × 0.2 — — — — 0.1 0.4 0.44 0.55 ±1 20 5 — µA µA µA pF Unit V Test Conditions V IOL = –50 µA IOL = –2 mA IOL = –6 mA IOL = –12 mA V IOL = 50 µA IOL = 2 mA IOL = 6 mA IOL = 12 mA VIN = 5.5 V or GND VIN = VCC or GND, IO = 0 VO = 5.5 V VI = VCC or GND Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions. 6 HD74LV74A Switching Characteristics • VCC = 2.5 ± 0.2 V Ta = 25°C Item Maximum clock frequency Symbol tmax Min 50 Typ 100 Max — Ta = –40 to 85°C Min 40 Max — Unit MHz Test Conditions CL = 15 pF FROM (Input) TO (Output) 30 Propagation delay time tPLH tPHL — — — — Setup time tsu 8.0 7.0 Hold time Pulse width th tw 0.5 8.0 8.0 70 9.8 11.1 13.0 14.2 — — — — — — 14.8 16.4 17.4 20.0 — — — — — 25 1.0 1.0 1.0 1.0 9.0 7.0 0.5 9.0 9.0 — 17.0 19.0 20.0 23.0 — — — — — ns ns ns ns CL = 50 pF CL = 15 pF PRE/CLR CLK CL = 50 pF PRE/CLR CLK Data PRE or CLR inactive Q or Q Q or Q PRE or CLR “L” CLK “H” or “L” 7 HD74LV74A Switching Characteristics (cont) • VCC = 3.3 ± 0.3 V Ta = 25°C Item Maximum clock frequency Symbol tmax Min 80 Typ 140 Max — Ta = –40 to 85°C Min 70 Max — Unit MHz Test Conditions CL = 15 pF FROM (Input) TO (Output) 50 Propagation delay time tPLH tPHL — — — — Setup time tsu 6.0 5.0 Hold time Pulse width th tw 0.5 6.0 6.0 90 6.9 7.9 9.2 10.2 — — — — — — 12.3 11.9 15.8 15.4 — — —.


LV74 LV74 LV8572A


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)