DatasheetsPDF.com
CY7C265
8K x 8 Registered PROM
Description
65 CY7C265 8K x 8 Registered PROM Features CMOS for optimum speed/power High speed (Commercial) — 15 ns address set-up — 12 ns clock to output Low power — 660 mW (Commercial) On-chip edge-triggered registers — Ideal for pipelined microprogrammed systems EPROM technology — 100% programmable — Reprogrammable (CY7C265W) 5V ±10% VCC, commercial and...
Cypress Semiconductor
Download CY7C265 Datasheet
Similar Datasheet
CY7C2163KV18
18-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C2165KV18
18-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C2168KV18
18-Mbit DDR II+ SRAM Two-Word Burst Architecture
- Cypress Semiconductor
CY7C2170KV18
18-Mbit DDR II+ SRAM Two-Word Burst Architecture
- Cypress Semiconductor
CY7C2245KV18
36-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C225
512 x 8 Registered PROM
- Cypress
CY7C225A
512 x 8 Registered PROM
- Cypress Semiconductor
CY7C2262XV18
36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
- Cypress Semiconductor
CY7C2263KV18
36-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C2263XV18
36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
- Cypress Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)
