256K x 16 Static RAM
CY7C1041
256K x 16 Static RAM
Features
• High speed — tAA = 15 ns • Low active power — 1430 mW (max.) • Low CMOS standb...
Description
CY7C1041
256K x 16 Static RAM
Features
High speed — tAA = 15 ns Low active power — 1430 mW (max.) Low CMOS standby power (L version) — 2.75 mW (max.) 2.0V Data Retention (400 µW at 2.0V retention) Automatic power-down when deselected TTL-compatible inputs and outputs Easy memory expansion with CE and OE features written into the location specified on the address pins (A0 through A17). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O 8 through I/O15) is written into the location specified on the address pins (A0 through A17). Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O 7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O 8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes. The input/output pins (I/O 0 through I/O15) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW). The CY7C1041 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.
Functional Description
The CY7C1041 is a high-performance CMOS static RAM or...
Similar Datasheet