DatasheetsPDF.com

AD1890 Dataheets PDF



Part Number AD1890
Manufacturers Analog Devices
Logo Analog Devices
Description SamplePort Stereo Asynchronous Sample Rate Converters
Datasheet AD1890 DatasheetAD1890 Datasheet (PDF)

a FEATURES Automatically Sense Sample Frequencies—No Programming Required Tolerant of Sample Clock Jitter Smooth Transition When Sample Clock Frequencies Cross Accommodate Dynamically Changing Asynchronous Sample Clocks 8 kHz to 56 kHz Sample Clock Frequency Range 1:2 to 2:1 Ratio Between Sample Clocks –106 dB THD+N at 1 kHz (AD1890) 120 dB Dynamic Range (AD1890) Optimal Clock Tracking Control –Short/Long Group Delay Modes –Slow/Fast Settling Modes Linear Phase in All Modes Equivalent of 4 Milli.

  AD1890   AD1890



Document
a FEATURES Automatically Sense Sample Frequencies—No Programming Required Tolerant of Sample Clock Jitter Smooth Transition When Sample Clock Frequencies Cross Accommodate Dynamically Changing Asynchronous Sample Clocks 8 kHz to 56 kHz Sample Clock Frequency Range 1:2 to 2:1 Ratio Between Sample Clocks –106 dB THD+N at 1 kHz (AD1890) 120 dB Dynamic Range (AD1890) Optimal Clock Tracking Control –Short/Long Group Delay Modes –Slow/Fast Settling Modes Linear Phase in All Modes Equivalent of 4 Million 22-Bit FIR Filter Coefficients Stored On-Chip Automatic Output Mute Flexible Four Wire Serial Interfaces Low Power APPLICATIONS Digital Mixing Consoles and Digital Audio Workstations CD-R, DAT, DCC and MD Recorders Multitrack Digital Audio and Video Tape Recorders Studio to Transmitter Links Digital Audio Signal Routers/Switches Digital Audio Broadcast Equipment High Quality D/A Converters Digital Tape Recorder Varispeed Applications Computer Communication and Multimedia Systems PRODUCT OVERVIEW SamplePort Stereo Asynchronous Sample Rate Converters AD1890/AD1891 SYSTEM DIAGRAM EXAMPLE FREQUENCIES: DAT 48kHz OR CD 44.1kHz OR BROADCAST 32kHz INPUT SAMPLE CLOCK EXAMPLE FREQUENCIES: DAT 48kHz OR CD 44.1kHz OR BROADCAST 32kHz OUTPUT SAMPLE CLOCK AD1890/ AD1891 INPUT SERIAL DATA OUTPUT SERIAL DATA the two clocks. The input and output sample clock frequencies can nominally range from 8 kHz to 56 kHz, and the ratio between them can vary from 1:2 to 2:1. The AD1890/AD1891 use multirate digital signal processing techniques to construct an output sample stream from the input sample stream. The input word width is 4 to 20 bits for the AD1890 or 4 to 16 bits for the AD1891. Shorter input words are automatically zero-filled in the LSBs. The output word width for both devices is 24 bits. The user can receive as many of the output bits as desired. Internal arithmetic is performed with 22-bit coefficients and 27-bit accumulation. The digital samples are processed with unity gain. The input and output control signals allow for considerable flexibility for interfacing to a variety of DSP chips, AES/EBU receivers and transmitters and for I2S compatible devices. Input and output data can be independently justified to the left/right clock edge, or delayed by one bit clock from the left/right clock edge. Input and output data can also be independently justified to the word clock rising edge or delayed by one bit clock from the word clock rising edge. The bit clocks can also be independently configured for rising edge active or falling edge active operation. The AD1890/AD1891 SamplePort™ ASRCs have on-chip digital coefficients that correspond to a highly oversampled 0 kHz to 20 kHz low-pass filter with a flat passband, a very narrow transition band, and a high degree of stopband attenuation. A subset of these filter coefficients are dynamically chosen on the basis of the filtered instantaneous ratio between the input sample clock (LR_I) and the output sample clock (LR_O),.


AD1888 AD1890 AD1891


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)