DatasheetsPDF.com

ADN2809

Analog Devices

Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier

a Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier Preliminary Technical Data FEATURES Meets S...


Analog Devices

ADN2809

File Download Download ADN2809 Datasheet


Description
a Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier Preliminary Technical Data FEATURES Meets SONET Requirements for Jitter Transfer / Generation / Tolerance Quantizer Sensitivity: 6 mV typical Adjustable Slice Level: +/- 100 mV 1.9GHz minimum Bandwidth Loss of Signal Detect Range: 4mV to 17mV Single Reference Clock Frequency for all rates Including 15/14 (7%) Wrapper Rate Choice of 19.44, 38.88, 77.76 or 155.52MHz LVPECL / LVDS / LVCMOS / LVTTL compatible inputs (LVPECL / LVDS only at 155.52 MHz) 19.44MHz Crystal Oscillator for Module apps Loss of Lock indicator Loopback mode for High Speed Test Data Output Squelch & Clock Recovery Functions Single Supply Operation: 3.3 Volts (+10%) Low Power: 780 mW Typical Patented Clock Recovery Architecture 7 x 7 mm 48 pin LFCSP APPLICATIONS SONET OC-3/12/48, SDH STM-1/4/16, and all associated FEC rates WDM transponders SONET/SDH regenerators and test equipment Backplane applications ADN2809 PRODUCT DESCRIPTION The ADN2809 provides the receiver functions of Quantization, Signal Level Detect and Clock and Data Recovery at rates of OC-3, OC-12, Gigabit Ethernet, OC-48 and all FEC rates. All SONET jitter requirements are met, including: Jitter Transfer; Jitter Generation; and Jitter Tolerance. All specifications are quoted for -40 to 85C ambient temperature unless otherwise noted. The device is intended for WDM system applications and can be used with either an external reference clock or an on-chip oscillat...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)