Document
®
ADS 125 2
ADS1252
For most current data sheet and other product information, visit www.burr-brown.com
24-Bit, 40kHz ANALOG-TO-DIGITAL CONVERTER
FEATURES
q 24 BITS NO MISSING CODES q 19 BITS EFFECTIVE RESOLUTION UP TO 40kHz DATA RATE q LOW NOISE: 2.5ppm q DIFFERENTIAL INPUTS q INL: 0.0015% (max) q EXTERNAL REFERENCE q POWER-DOWN MODE q SYNC MODE
DESCRIPTION
The ADS1252 is a precision, wide dynamic range, delta-sigma, Analog-to-Digital (A/D) converter with 24-bit resolution operating from a single +5V supply. The delta-sigma architecture is used for wide dynamic range and to guarantee 24 bits of no missing code performance. An effective resolution of 19 bits (2.5ppm of rms noise) is achieved for conversion rates up to 40kHz. The ADS1252 is designed for high-resolution measurement applications in cardiac diagnostics, smart transmitters, industrial process control, weigh scales, chromatography, and portable instrumentation. The converter includes a flexible, two-wire synchronous serial interface for low-cost isolation. The ADS1252 is a single-channel converter and is offered in an SO-8 package.
APPLICATIONS
q q q q q q CARDIAC DIAGNOSTICS DIRECT THERMOCOUPLE INTERFACE BLOOD ANALYSIS INFRARED PYROMETER LIQUID/GAS CHROMATOGRAPHY PRECISION PROCESS CONTROL
ADS1252 VREF CLK +VIN –VIN + 4th-Order ∆Σ Modulator Digital Filter Serial Interface SCLK DOUT/DRDY +VDD GND Control
–
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
©
1999 Burr-Brown Corporation
PDS-1550
Printed in U.S.A. June, 2000
SPECIFICATIONS
All specifications at TMIN to TMAX, VDD = +5V, CLK = 16MHz, and VREF = 4.096, unless otherwise specified. ADS1252U PARAMETER ANALOG INPUT Input Voltage Range(1) Input Impedance (differential) Input Capacitance Input Leakage DYNAMIC CHARACTERISTICS Data Rate Bandwidth Serial Clock (SCLK) System Clock Input (CLK) ACCURACY Integral Linearity Error(2) THD Noise Resolution No Missing Codes Common-Mode Rejection(3) Gain Error Offset Error Gain Sensitivity to VREF Power Supply Rejection Ratio PERFORMANCE OVER TEMPERATURE Offset Drift Gain Drift VOLTAGE REFERENCE VREF Load Current DIGITAL INPUT/OUTPUT Logic Family Logic Level: VIH VIL VOH VOL Input (SCLK, CLK) Histeresis Data Format POWER SUPPLY REQUIREMENTS Operation Quiescent Current Operating Power Power-Down Current TEMPERATURE RANGE Operating Storage CONDITIONS MIN 0 R = 6 ÷ (20pF • CLK) At +25°C At TMIN to TMAX 19 20 5 TYP MAX ±VREF UNITS V kΩ pF pA nA kHz kHz MHz MHz % of FSR dB ppm of FSR, rms Bits Bits dB % of FSR ppm of FSR dB ppm/°C ppm/°C V µA
50 1 41.7
–3dB
9 16 16 ±0.0004 97 2.5 24 24 100 0.4 ±100 1:1 80 0.07 13 4.096 200 CMOS +4.0 –0.3 +4.5 0.6 Offset Two’s Complement +4.75 +5 8 40 1 +5.25 10 50 10 +85 +100 +VDD + 0.3 +0.8 0.4 ±0.0015 3.8
1kHz Input; 0.1dB below FS
at DC
90
VREF = 4.096V ±0.1V 60
1 ±200
IOH = –500µA IOL = 500µA
V V V V V
VDD = +5VDC
VDC mA mW µA °C °C
–40 –60
NOTES: (1) In order to achieve the converter’s full-scale range, the input must be fully differential. If the input is single-ended (+VIN or –VIN is fixed), then the full scale range is one-half that of the differential range. (2) Applies to full-differential signals. (3) The common-mode rejection test is performed with a 100mV differential input.
®
ADS1252
2
ABSOLUTE MAXIMUM RATINGS
Analog Input: Current ................................................ ±100mA, Momentary ±10mA, Continuous Voltage ....................................... GND –0.3V to VDD + 0.3V VDD to GND .............................................................................. –0.3V to 6V VREF Voltage to GND ................................................. –0.3V to VDD + 0.3V Digital Input Voltage to GND ...................................... –0.3V to VDD + 0.3V Digital Output Voltage to GND ................................... –0.3V to VDD + 0.3V Lead Temperature (soldering, 10s) .............................................. +300°C Power Dissipation (any package) .................................................. 500mW
ELECTROSTATIC DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.
PACKAGE/ORDERING INFORMATION
PACKAGE DRAWING NUMBER 182 SPECIFIED TEMPERATURE RANGE –40°C to +85°C PACKAGE MARKING ADS1252U ORDERING NUMBER(1) ADS1252U ADS1252U/2K5 TRANSPORT MEDIA Rails Tape and Reel
PRODUCT ADS1252U
PA.