DatasheetsPDF.com

HD74CDC2510B

Part Number	HD74CDC2510B
Manufacturer	Renesas
Description	3.3-V Phase-lock Loop Clock Driver
Published	Dec 4, 2017
Detailed Description	HD74CDC2510B 3.3-V Phase-lock Loop Clock Driver REJ03D0826-0900 (Previous: ADE-205-219G) Rev.9.00 Apr 07, 2006 Descript...
Datasheet	HD74CDC2510B PDF File

Overview

HD74CDC2510B 3.
3-V Phase-lock Loop Clock Driver REJ03D0826-0900 (Previous: ADE-205-219G) Rev.
9.
00 Apr 07, 2006 Description The HD74CDC2510B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver.
It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs.
The HD74CDC2510B operates at 3.
3 V VCC and is designed to drive up to five clock loads per output.
Bank of outputs provide ten low-skew, low-jitter copies of the input clock.
Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock.
Bank...

Similar Datasheet

HD74CDC2510B 3.3-V Phase-lock Loop Clock Driver - Hitachi Semiconductor
HD74CDC2510B 3.3-V Phase-lock Loop Clock Driver - Renesas

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)